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FOREWORD 
This is Volume VI - in-Depth Element Investigations, of
 
the SPS Concept Definition Study final report as submitted by
 
Rockwell International through the Satellite Systems Division.
 
All work was completed in response to the NASA/MSFC Contract
 
NAS8-32475, Exhibit C, dated March 28, 1978.
 
The SPS final report will provide the NASA with additional
 
information on the selection of a viable SPS concept and will
 
furnish a basis for subsequent technology advancement and
 
verification activities. Other volumes of the final report
 
are listed as follows:
 
Volume Title
 
I Executive Summary
 
II -Systems'Engineeting 
III Experimentation/Verification Element Definition
 
IV Transportation Analyses
 
V Special Emphasis Studies
 
VII Systems/Subsystems Requirements Data Book
 
The SPS Program Manager, G. M. Hanley, may be contacted on
 
any of the technical or management aspects of this report. He may
 
be reached at 213/594-3911, Seal Beach, California.
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1.0 INTRODUCTION
 
The Department of Energy (DOE) is currently conducting an evaluation of
 
approaches to provide energy that will meet demands in the post--O00 time
 
period. The Satellite Power System (SPS) is a candidate for producing signifi­
cant quantities of base-load power using solar energy as the source.
 
The SPS concept is illustrated in Figure 1.0-1 for a solar photovoltaic
 
concept. A satellite, located at geosynchronous orbit, converts solar energy
 
to dc electrical energy using large solar arrays. The dc electrical energy is
 
conducted from the solar arrays to a microwave antenna. At the microwave
 
antenna, the dc energy is transformed to microwave RF energy. A large, l-km­
diameter antenna beams the energy to a receiving antenna (rectenna) on the
 
ground. The rectenna converts the RF energy, at very high efficiency, to dc
 
electrical energy which is input to the utility network for distribution.
 
Typically, a single SPS provides 5 GW of power to the utility interface
 
on the ground. Two satellite power systems would provide more power than is
 
needed by large metropolitan areas such as Los Angeles, New York, or Chicago.
 
Because of the large dimensions of the satellite (the solar array area is
 
approximately 75 km2) and the large mass (approximately 35 million kg), it
 
is necessary to construct the satellite on orbit where zero-gravity allows
 
- POWER RECEPTION ON EARTH USING RECTENNA NETWORK 
* NOMINAL SIZE: 10KM X 14 KM ELLIPTICAL 
-n+ 
 -.
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very low structural mass. The ground-located rectenna is nominally an ellipti­
cal array 10 km by 13 km. At the earth's surface, the microwave beam has a
 
maximum intensity in the center of 23 mW/cm 2 (less than one-fourth the solar
 
constant), and an intensity of less than 1 mW/cm2 outside of the rectenna
 
fenceline (10 mW/cm 2 is the current U.S. microwave exposure standard).
 
The data discussed in this volume form part of a continuing study effort
 
to provide system supportive definition data to aid in the evaluation of the
 
SPS concept (by DOE). The specific area of evaluation discussed is relative
 
to the use of a conceptual solid-state alternative to microwave transmission.
 
The following sections present a summary of the study activities, the
 
specific task objectives, the study statement of work, and a summary of the
 
study results and conclusions. The complete, detailed study report including
 
appropriate computer printouts is included in the appendix.
 
1.1 STUDY APPROACH
 
An overview of the overall study approach logic, reflecting a two-phase
 
emphasis of the study, is shown in Figure 1.1-1. In the first phase, major
 
consideration is given to refining, adding substantiation to, and updating
 
the SPS point design to support the baseline concept selection. In the figure,
 
only the flow paths of the most significantly influencing outputs between sub­
tasks are shown. As noted by the flow path lines, Subtask 5.1 (Systems Engin­
eering), encompassing the point design update, is the ultimate recipient of
 
the major subtask outputs for this phase.
 
The second phase of the study concentrated on the development of program
 
plans based on a selected baseline concept(s).
 
This document addresses only those activities associated with Task 1.0,
 
In-Depth Element Investigations. The hardware device selected for detailed
 
analysis is the solid-state transistor and its applicability to microwave
 
power transmission.
 
1.2 OBJECTIVE
 
The objective of this task was to conduct an in-depth investigation of
 
a specific hardware element that may have potential for major system cost
 
savings.
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2.0 STUDY TASK DESCRIPTION 
2.1 INTRODUCTION
 
The specific task involved the performance of key in-depth, low-cost
 
exploratory technology investigations and laboratory experimentahion of speci­
fic SPS hardware elements that have the potential to provide major early cost
 
saving, performance improvement, or critical issue resolution. The tasks and
 
depth of experimentation were substantially constrained by the available fund­
ing allocations.
 
A single high-priority task was identified for investigation: Computer­
assisted design of a gallium arsenide solid-state dc-to-RF converter with
 
supportive fabrication data.
 
A number of alternatives was considered including: GaAs solar cell fab­
rication techniques, basic array radiating element resonant cavity radiator
 
(RCR), and stripline bow-tie dipole antenna elements.
 
The gallium-arsenide, solid-state, dc-to-RF converter investigation was
 
selected since it offers a simplified alternative to klystron tubes provided
 
that high enough efficiencies can be achieved and the structure of an optimum
 
transistor can be designed and mass fabricated. This design would offer
 
potential resolutions to key issues in power transmission of element life/
 
failure rates/maintenance.
 
The computer'simulation effort on the theoretical efficiencies of micro­
wave transistors, performed by the University of Waterloo (Dr. David Roulston)
 
under subcontract to Rockwell in the previous SPS study (NAS8-32475, Exhibits A
 
and B), showed much promise.
 
Transistor converters are attractive for dc-RF conversion because they
 
are solid state and produce a simple cooling structure. It appears that GaAs
 
transistors can achieve efficiencies high enough to be competitive with kly­
strons. If such efficiencies can be achieved, design of the microwave antenna
 
may be simplified and system reliability greatly enhanced. Design effort was
 
not complete enough at that time to give the structure of an optimum transistor
 
or predict its detailed performance; nor can technical risk be estimated at
 
this time. Table 2.1-1 provides a summary of the results of the power trans­
istor study.
 
To incorporate GaAs transistor and diode power converters into the MPTS
 
point design, several optimum device and circuit designs were investigated.
 
Drs. D. Roulston, I. Hajj, and P. Bryant of Waterloo University utilized exist­
ing programs for the computer-aided design of semiconductor'devices and their
 
associated circuits, while Rockwell 'used REDAC; a nonlinear circuit computer
 
program. Rockwell supplied data on the parameters characterizing GaAs as a
 
semiconductor for Dr. Roulston's device program.
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Table 2.1-1. Summary of Initial Power Transistor Data
 
Amplifier Requirement
 
Frequency = 2.45 GHz
 
Load resistance = 70 ohms
 
Power = 120 watts
 
Push-Pull Class E Amplifier Analytic Results by Wiley (Rockwell)
 
Material Gain Est. Collector Eff. Amplifier Eff.
 
Silicon 10 dB 46% 36%
 
Gallium arsenide 13 dB 83% 78%
 
Class C Amplifier Computer Results by Roulston (Univ. of Waterloo),
 
Silicon Transistor
 
Mode Power Gain Collector Eff. Amplifier Eff.
 
Single-end 22.3 W 8.6 dB 81% 67%
 
Comparison with Experimental Class C Results (TRW Model RD-2040-6,
 
G = 9 dB)
 
Mode Power Collector Eff.
 
C Single-Ended 40 W 55%
 
C Single-Ended 120 W 10%
 
C Push-Pull 120 W 41%
 
It was the intent of this task to produce a solid-state device design
 
that could be incorporated into a conceptual satellite system design. It
 
was expected that use of solid-state converters would have significant impact
 
on the SPS configuration in such areas as antenna size, power distribution
 
design, and thermal/structural design. It must be pointed out that the ques­
tion of feasibility of fabricating the device cannot be answered within the
 
constraints of this study. Although it is not anticipated that this study
 
would provide recommended changes to the current design by the DOE need date
 
(September 1978), it was suggested that it be performed for recommended
 
"downstream" design changes.
 
2.2 STATEMENT OF WORK
 
Four specific activities were identified in this study: Computer
 
Program Checkout, Amplifier Comparisons, Computer Design, and GaAs Diode
 
Evaluation.
 
Computer Program Checkout-Check out existing programs for the computer­
aided design of transistor devices and their associated circuits. This will
 
be done by comparing experimental amplifier results for silicon transistors
 
with computer predictions.
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Amplifier Comparisons-Compare Class C and Class B amplifier types.
 
Class E amplifier test data from MSFC will be integrated into this comparison
 
as it becomes available. A best amplifier type will be selected on the basis
 
of results of the comparison.
 
Computer Design-Compile GaAs parameters for use in computer design anal­
ysis. Existing gallium-arsenide solar cell material parameters will be utilized
 
where appropriate, e.g., diffusion lengths, lifetimes, etc. Parameters will be
 
experimentally derived when necessary to supplement existing data. Carry out
 
computer-aided design of a GaAs power transistor, along with related circuit
 
design and obtain an optimum design based on performance.
 
GaAs Diode Evaluation-Evaluate GaAs diode designs. Select five diode
 
designs for comparison, each at a different design power level.
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3.0 INVESTIGATION SUMMARY
 
The results obtained in the design and evaluation of transistors for
 
Class C and Class E amplifier candidates proposed for the microwave power
 
transmission system (MPTS) in the Satellite Power System (SPS) are described
 
in this section. The goal for this study was the determination of transistor
 
fabrication parameters suitable for power conversion efficiencies of at least
 
80 percent, with power gains of at least 10 dB, and verification of the chosen
 
devices using suitable modeling and computer simulation (Reference 1). Initi­
ally, a frequency of 915 MHz was chosen for the output power; however, in
 
subsequent 	phases the effort was concentrated on a 2.45-GHz device and circuit.
 
3.1 CLASS C AMPLIFIER
 
In the Class C amplifier (Reference-2), the quiescent point is chosen so
 
that the collector current flows for less than one-half cycle. Efficiency (Uc)
 
of the Class C amplifier is given by the following (see Figure 1.1-1):
 
1 ac power 	delivered to the load at the fundamental frequency
 
dc power supplied by the collector supply
 
If the conduction angle (6) is small:
 
(1)

= Vce 	min 

where vce min is the minimum instantaneous voltage at the collector and Vcc is
 
the collector supply voltage. vce min is limited by the collector resistance
 
Rc and the instantaneous collector current. Also, nc can be expressed as a
 
function of conduction angle:
 
e - sine (2)
 
c 4sin 0/2 - 20 cos 0/2
 
An ideal Class C amplifier has 100 percent efficiency for zero conduction
 
angle, but total power' delivered to the load is zero for this condition. The
 
high efficiency of the Class C amplifier is due to the fact that the collector
 
current is not allowed to flow except when the instantaneous collector voltage
 
is low (ideally zero), i.e., the collector supply Vcc supplies energy to the
 
amplifier only when the largest portion of this energy will-be absorbed by the
 
load network. The smaller the fraction of the cycle during which collector
 
current flows, the greater will be the efficiency.
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Figure 3.1-1. Single-Ended Class C Amplifier
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Figure 3.1-lishows the block diagram of a Class C tuned amplifier. The
 
active device, in a Class C amplifier, acts as a high impedance current source
 
when appropriately driven by the driver. The output current is determined by
 
the input drive and is assumed to be independent of the output voltage which
 
results from the flow of current in the load network (the load is usually
 
resistive).
 
3.2 CLASS E AMPLIFIER
 
As pointed out in Class C operation, the'active device has'sufficient min­
imum voltage across it when conducting to prevent saturation of the active
 
device; this is necessary to keep the design assumptions valid. Thus, in the
 
Class C amplifier, there is always power dissipation in the active device,
 
which means reduced efficiency.
 
The Class E concept (Referenbes 3 and 4) offers a new means of producing
 
highly efficient power amplification. In Class E operation, the active device
 
acts as a time-varying admittance (Reference 5) and is used as a switch. In
 
the optimum case of a Class E amplifier, the voltage across the device is
 
nearly zero when it is on, i.e., the current is flowing through it; and the
 
current through the dvice is zero when it is off, i.e., very small power is
 
dissipated in the device.
 
Figure 3.2-1 shows the block diagram and a simple circuit of single-ended
 
Class E amplifier.
 
The load network is a very critical element of the Class E amplifier. The
 
load network is designed so that it gives a steady-state response which avoids
 
any duration of time in which appreciable current through and voltage across
 
the active device exist simultaneously. This condition is achieved if the
 
device switching times (turn-on and turn-off) are an appreciable fraction of
 
the ac cycle. The load network may include a lowpass or bandpass filter to
 
suppress harmonics of the switching frequency at the load. It may also trans­
form the load impedance and accommodate load reactance.
 
The load can either be a lumped impedance or distributed impedance of a
 
transmission line or waveguide.
 
Figure 3.2-1 also shows the desired ideal waveforms of voltage across the
 
switch and current through the switch in a Class E amplifier circuit for maxi­
mum efficiency of operation.
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Figure 3.2-1. Single-Ended Switching Mode Class B Amplifier
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3.3 AMPLIFIER CIRCUIT DESIGN RESULTS
 
Different transistors were designed and studied in Class C amplifier cir­
cuits at two different operating frequencies-914 MHz and 2.45 GHz. In this
 
report, the detailed discussion to the transistor and circuit performance is
 
limited to 2.45 GHz. The results of the performance of two transistors are
 
shown; one is a silicon transistor and the other is a gallium-arsenide trans­
istor.
 
The performance of the transistor in a Class C amplifier circuit was
 
evaluated with WATAND using the BIPOLE-generated extended Ebers-Moll model
 
(Reference 1).
 
Figure 3.3-1 shows the efficiency versus gain (q vs. G.) curves for the
 
silicon transistor in saturated Class C and Class E configurations at a power
 
output level of about 11 watts. Note that for low-power gain (<13) the per­
formance of the transistor in the Class C configuration is better than its
 
performance in the Class E configuration, and vice versa when Gp> 13.
 
However, at a higher output power level of approximately 20 watts, the
 
performance of ,the silicon transistor in the saturated Class C amplifier cir­
cuit configuration is better than its performance in a Class E configuration
 
(Figure 3.3-2), indicating that the Class C amplifier might perform better than
 
the Class E amplifier at certain higher output power levels.
 
Also, preliminary results indicate that the Class E amplifier configuration
 
is much more sensitive to parameter variations compared with the Class C ampli­
fier. A one-percent to four-percent vatiation in certain reactive elements can
 
cause up to 3-dB gain variations in the Class E amplifier configuration.
 
In addition, Figures 3.3-3 and 3.3-4 show the performance of the silicon
 
and GaAs transistors with temperature as a parameter. It is evident that the
 
silicon transistor performance is generally best at low temperatures (27CC) and
 
the GaAs transistor performance is best at higher temperatures (1000C to 150'C).
 
A more detailed description of the results of this investigation is
 
included in the appendix.
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Figure 3.3-3. Silicon Transistor at Various Operating Temperatures
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APPENDIX
 
SOLID-STATE MICROWAVE TRANSMISSION SYSTEM
 
DESIGN AND EVALUATION
 
Note: This investigation was conducted at the University of Waterloo, Ontario,
 
Canada by D. J. Roulston, I. N. Hajj, and P. R. Bryant. This effort was per­
formed for Rockwell International, Satellite Systems Division, Seal Beach, CA,
 
under Agreement for Services No. MBM8BNS-892055E as part of the Satellite Power
 
Systems (SPS) Concept Definition Study, Exhibit C, contract with NASA/MSFC.
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1. Introduction
 
In this report we describe the results obtained in-the design and
 
evaluation of transistors for the microwave space power system. The goal for
 
this study was the determination of transistor fabrication parameters suitable
 
for power conversion efficiencies of at least 80% with power gains of at least
 
10 dB and verification of the chosen devices using suitable modeling and com­
puter simulation. Initially, a frequency of 915 Mz was chosen for the output
 
power, however, in the subsequent phases of the contract our effort was con­
centrated on a 2.45 GHz device and circuit as requested by the terms of the
 
contract.
 
Following this introduction the report is divided into seven major sections:
 
Section 
2 - outline of the procedure used for 'roughing out' the transistor 
fabrication data and 
presentation of the performance data obtained using the BIPOLE computer 
program, for both Silicon and Gallium Arsenide transistors. 
3 - discussion of the non-linear CAD transistor models generated by the
 
BIPOLE program and their evaluation using WATAND and low frequency
 
laboratory experiments.
 
4 - description of the method used to obtain the performance of the tran­
sistor in a class C amplifier configuration using the WATAND computer
 
program and presentation of the results obtained at both frequencies,
 
for both Silicon and Gallium Arsenide transistors.
 
5 - presentation of the results obtained for the class E amplifier configur­
ation for the silicon transistor. 
6 - comparison of efficiency versus power gain curves for different junction 
temperatures and with various parasitic effects included(for class C). 
7 - preliminary fabrication data and circuit evaluation using WATAND for 
eight diodes for use in the ground rectenna system. 
To avoid undue repetition of results presented in previous reports,
 
a number of appendices are attached; these summarize parts of the theoretical
 
study and include some of the intermediate results.
 
Section 8 presents a brief summary of the overall results, in­
cluding conclusions concerning class C versus class E, 915 NHz versus 2.45 GFl
 
operation, limitations of the modeling technique used, temperature considerations.
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2. Transistor Design
 
2.1 Summary of Analytic Method
 
Reference [1] gives a detailed description of the analytic and
 
computer simulation methods used to obtain a bipolar transistor design, for a
 
specified power conversion efficiency and power gain at a given frequency.
 
Let us recall here the basic features of the approach used.
 
A fundamental parameter for high frequency operation is the power
 
gain, conveniently expressed as:
 
Q = (fmosc/f s)2 (1) 
Where f is the maximum oscillation frequency of the device and fs themosc 
signal frequency. Using the well established relationship (deduced from the 
small signal parameters in terms of physical device parameters [1], as shown 
by the summary in Appendix 1.1 gives: 
fmos = (1/L)V(3Vth/4e) (Dn/Vth)1/2 ab Wscl 1/2 (2)
 
where L is emitter stripe width
 
ab is the active base region conductivity
 
Wsc is the collector-base space charge layer width 
Vth is the saturated drift velocity of electrons
 
D is the electron diffusion constant in the base
 
n
 
s is the permittivity
 
This expression (2) assumes an optimised structure in which the
 
neutral base and c-b space charge layer transit times have been set equal.
 
Even though, in class C operation, the gain will be different from that given
 
by (1), due to output mismatch (the load for maximum power gain is, in general,
 
not the same as for maximum power conversion efficiency), it is intuitively
 
obvious that a high value of f is necessary. Equation (2) tells us that
mOSC 
in order to increase fmosc' Wscl must be increased. This implies a lower
 
A-2
 
collector doping and higher breakdown voltage. The ft would be decreased.
 
This brings to light the limitation of (1) and (2). They are, in fact, only
 
valid for fs : f.5 the transition frequency.
 
We can conclude from the above discussion, that in order to improve 
the high frequency power gain, the emitter stripe width L, must be reduced as 
far as technologically possible, and Wsc1 (and thus the c-b breakdown voltage) 
must be kept as high as possible consistent with the condition: 
f - ft (3) 
ft IVh/(2TT Ws l (4)
 
Clearly, the base conductivity ab must be kept as high as possible. This is
 
limited finally by current gain \E - hfe such that the condition:
 
hFE ftfs (5) 
is satisfied.
 
The maximum collector current is limited by the Kirk effect to
 
approximately:
 
Ik = qBLVth Nepi (6)
 
epii
 
where q is the electronic charge, B the total emitter stripe length and Nepi
 
the collector doping level. The maximum value of base-collector breakdown
 
voltage is:
 
Vbr =F 2 (7)
Er/(2q Ne.) 

where F vc is a constant of order 0.5 to 1.0 depending on fabrication (planar, 
moat etch, etc.), and Er (the maximum field at breakdown), is a slowly
 
varying function of Nepi
epi"
 
Since the load resistance for maximum class A power output will be:
 
A-3
 
-4­
5 = Vcbr/lk 	 (8) 
it is clear that we have a set of relations which can be used to determine at 
least initial values for the device parameters. These relations are sum­
marized in Appendix 1.2. In order to estimate the parameters for class C
 
operation, we have, as discussed in [l] and summarized in Appendix 1.3, de­
fined the following additional parameters:
 
iV (ETAV): the low frequency voltage efficiency 
T1 (ETAI): the low frequency current efficiency 
i (ETA): the overall low frequency efficiency 
IF (ETA(F)): the high frequency efficiency including Rc Ccollector 
series resistance) loss 
n) (ETANU): the high frequency efficiency including estimated in­
put switching time loss 
no (ETAD): the overall high frequency efficiency 
In addition, the class C high frequency power gain GDBNU, using
 
empirically estimated relations, has been calculated.
 
2.2 	Analytic Results at 2.45 GHz
 
A sample of the results based on the above equations is tabulated in
 
Appendix 2 in the form of -computeroutput, for a signal frequency of 2.45 GHz.
 
This page corresponds to a conduction angle of 100 and an initial power gain
 
of 20. The value of ft (FT (REAL)) is varied from fs to 8f s. For each value
 
of f the corresponding values of breakdown voltage (VCBR), base width (WB)
 t 
fmose (FM0), etc. are printed. Then follows, for each successive ft, calculated
 
results for emitter stripe widths (ELEM) varying from 1pm to 4pm. The estimated
 
:values of power gain in dBW(GDBNU) and overall efficiency CETAO) are printed
 
for each 	stripe width.
 
From the complete set of tables given in [2], we have obtained the
 
curves shown in Fig. l(a) and (b) of power conversion efficiency versus con­
duction angle for two emitter stripe widths and a range of ft values. For each
 
value of ft we have listed the corresponding value of collector-base breakdown
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voltage Vcbr It can be seen that we must have a conduction angle between
 
1000 and 1600 with the optimum value depending on the emitter stripe width
 
and ft value.
 
For Silicon, it is seen that to .obtain 80% efficiencies, we must
 
have a stripe width of (at most) 2 microns with an ft of 20 GHz (a breakdown
 
voltage, Vcbr of 16 volts), or a 1 micron.stripe width with ft of about 6 GHz
 
(V br about 35 volts).
 
For Gallium Arsenide it is seen (Fig. I (b)) that the 80% efficiency 
can be comfortably exceeded with a stripe width of 2 microns and ft = 2.5 GHz 
(Vcbt = 77 volts) and that using a stripe width of 1 micron should yield
 
efficiencies close to 90% with Vebr about 40 volts.
 
The results of this study are of course, very approximate, particular­
ly for power gain estimation and give no detailed information about impurity
 
profiles0 They were used to determine initial "guesses" for device data as in­
put to the BIPOLE program.
 
2.3 	 Detailed Study of D.C. and Small Signal H.F. Parameters from Impurity
 
Profile Data Using Bipole.
 
The theoretical basis behind the BIPOLE program has been fully re­
ported in the literature [13, 14, 15, 16]. We shall simply recall here, that
 
the program divides the device into space charge and neutral regions, (5
 
regions from emitter contact to collector contact). The boundaries of these
 
regions are current-density and voltage dependent. This is the so-called
 
"variable-boundary regional" approach. For each region, the transport equation,
 
or Poisson's equation, is numerically integrated and iterations effected until
 
the defined boundary conditions are satisfied. Doping level mobility depend­
ence, velocity versus electric field dependence, and high doping band gap re­
duction effects are included in the program. Its formulation implicitly in­
cludes all known high level effects such as conductivity modulation, base
 
widening, quasi-saturation. The terminal characteristics are derived by com­
bining the vertical (e-b-c) integration results with a horizontal integration
 
of the base transport equation. From the numerical analysis, terminal d.c.
 
characteristics and capacitance values, plus small signal parameters such as
 
the transition frequency ft and the maximum oscillation frequency fmosc are
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computed. The input to the BIPOLE program consists of impurity profile and
 
lifetimes plus geometry data.
 
The program is extremely rapid; a run giving a condensed set of out­
put characteristics (including ft and fmos versus I ) requires an execution
 
time of about 5 seconds on the IBM 370/158 computer on CMS. Using a high 
speed line and a Tektronix graphics terminal, it is possible to study ten or 
more designs in aone hour session at the terminal. When a promising looking 
set of characteristics is obtained, a complete output is generated and examined 
and a circuit model is stored on disc to be accessed by the WATAND program. 
In Appendix 3, we reproduce the complete BIPOLE output for the final
 
2.45 GHz Silicon transistor, plus a summary discussion of the output data.
 
The output for the other transistors was included in [1,2]. Fig. 2(a, b, c)
 
gives the impurity profiles for the three transistors finally used, SB9Sl, the
 
915 MHz Silicon device, SP2S2, the 2.45 GHz silicon device and SP2A2, the
 
2.45 GHz Gallium Arsenide device. These profiles are as generated by the
 
BIPOLE program. A complete list of the basic data for each of the three tran­
sistors is shown in Table 1. Note the use of an ion implanted base in the
 
Silicon device to improve the performance by increasing the active base region
 
conductivity. In the Gallium Arsenide device, the emitter has relatively
 
light doping. This was done because (a) it has been suggested elsewhere [24]
 
that increased doping would not improve the hFE. (b) little information was
 
found in the literature concerning high doping band-gap reduction effects in
 
Gallium Arsenide, so the use of higher doping levels would have produced un­
reliable computed hE values. In this case the base is, of necessity, formed 
by ion implantation as can be seen from Fig. 2(c). 
Fig. 3 gives curves of ft and fmos for the three transistors as a 
function of collector current I . These curves are taken directly from the 
BIPOLE output (see Table, Appendix 3 for the SP2A3 device). It is emphasised 
here that these were considered the most important output parameters (for a 
given collector doping and breakdown voltage) and it was the corresponding 
tables of ft amd fmosc that were scanned for each manual iteration on the pro­
file parameters, the goal being to achieve maximum f mosc over a maximum range 
of d.c. collector current, while maintaining a value of NE greater than or
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equal to ft/f over the current range. For this manual 'optimization' pro­
cess we used the data from the analytic output discussed in section 2.1, to
 
choose the value of stripe width L, collector doping level, Nepi , and collector
 
epitaxial layer thickness Xepi . Fine adjustment of Xepi was made using the
 
BIPOLE program once the impurit profile had been determined, (thus
 
fixing the junction depths Xi Xj2 ) The value of Xepi was reduced until the
, . 

value of breakdown voltage Vb (computed using the ionization integral in
 
plane coordinates in BIPOLE) started to decrease. This results in a~design in
 
which the collector epitaxial layer is slightly in reach-through at high
 
voltages. In studying the 915 MHz device, we also examined the performance
 
for a planar device using the ionization integral in cylindrical coordinates,
 
suitably reducing the epitaxial layer thickness. It is important to note the
 
importance of this part of the design. Too high a value of X . will increase 
the value of the collector series resistance, thus increasing not only the
 
static Veesa t but also the high frequency capacitive current loss through the Cjcb
 
R network; this results in a double source of power conversion efficiency

c 
degradation. Too low a value on the other hand., will decrease Vcbr .
 
It should be noted that the use of the ionization integral in plane
 
co-ordinates for the calculation of Vcbr implies the use of a structure in
 
which mesa, moat-etch or similar [18] fabrication techniques are employed to
 
yield maximum possible Vcbr values.
 
When the manual iteration process described above has given an
 
apparently 'optimum' structure, the BIPOLE program is run a final time to gen­
erate the corresponding model parameters or tables, which are directly stored
 
on a disc to be accessed by the WATAND program.
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3. Model Generation and Evaluation
 
3.1 Types of Model Used
 
The most widely used CAD model of the bipolar transistor is un­
doubtedly that of Ebers-Noll. In its 'extended' version [11], including
 
junction and diffusion capacitance, base resistance, gain (NE) variation with
 
current, it is capable of predicting static and dynamic performance up to the
 
current determined by the onset of high level effects - mainly Kirk effect.
 
BIPOLE generates the extended Ebers-Moll model parameters and they are stored
 
directly on a disc for access by WATAND.
 
In the course of this project it was observed that significant high
 
frequency power loss can occur in the collector resistance due to the capac­
itive current through C.cb (see Appendix 1.3). The model finally adopted is
 
shown in Fig. 4(a). The maximum collector current and voltage for which it is
 
valid are printed in the file title and in its subsequent use.in the class C
 
or E circuit study, it is most important that these values not be exceeded.
 
The Gunmel-Poon model parameters may also be generated by BIPOLE.
 
This model gives fair accuracy in predicting high level effects ChE and ft
 
fall-off). The modified version (with Rc and Cjcb divided into sections as
 
used in this project) is shown in Fig. 4(b).
 
The multi-sectional tabular model [15, 16], developed by the authors
 
of this report specifically for use with BIPOLE and WATAND, has also been used
 
in this project. The model consists of an array of values of emitter and
 
collector currents and charges tabulated for selected values of Vbe, and Vb.
 
Non-linear collector and base resistance are also tabulated. This piecewise
 
linear model has the advantage of taking all known high level effects into
 
account without any analytic approximations, the additional non-linear be­
haviour being implicitly described by the numerical solutions of the carrier
 
transport equations within BIPOLE. This model (Fig.4(c)) can be split into
 
any desired number of lateral sections but because of execution time limitations
 
only one main section plus a peripheral section were used in this project.
 
The collector resistance is normally modeled as a function of both Ic and Vcb
 
However for this project, it is modeled only as a function of Vcb (thus being
 
more accurate at high frequencies where the saturation voltage is not reduced
 
by conductivity modulation of the collector epitaxial layer).
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3.2 Comparison of the Three Models 
Results obtained using each of the three models in a Class C circuit
 
are shown 	in Fig. 5. The results are seen to be in close agreement with each
 
other. Note however, that operation has been restricted to currents less
 
than or equal to the Kirk current . Beyond this value, the Ebers-Moll model
 
is invalid. Since we did not seek to determine precise maximum power handling
 
capabilities of the transistors used in this study, this is not a limitation.
 
If the study were to be pursued further to determine critically the maximum
 
power output, then either the Gummel-Poon or BIPOLE tabular models would have
 
to be used.
 
3.3 Parametric Effects
 
To test for the parametric effects of the transistor model on the 
performance of the circuit simulation, the Ebers-Moll model was chosen and the 
nonlinear collector junction capacitance C.jc was replaced by a constant 
faverage' capacitance, (=(1/7)Cjc evaluated at Vcb = 0). One point of n vs. 
Gp was generated at one conduction angle. The result is included in Fig.5. 
It can be seen that by using the constant capacitance, a more optimistic 
result is obtained. In fact, the result will depend on the value of the
 
'average' value chosen for the junction capacitance. This study indicated
 
that the proper modeling of the nonlinear capacitance in the transistor is ad­
visable for obtaining realistic results, especially in class C and class E
 
power amplifier applications.
 
3.4 	Experimental Verification
 
The 2.45 GHz class C amplifier analysed in this project uses a
 
Silicon transistor (SP2S2) with a peak ft of 6.1 GHz and fosc of 19GHz, or
 
for the GaAs case (SP2A2) a peak ft of 10.7 GHz and a similar fmosc. For
 
experimental verification of the models in a similar environment, we chose a
 
low frequency power transistor whose ft is approximately 10 MHz at the current
 
used and whose value of f is about 76 MHz. The basic details of this
 
mosc
 
transistor (LFP) are listed in Table 1. It may therefore be considered a
 
crudely scaled version of the real microwave transistor and circuit. The im­
purity profile and mask data, were used as input to the BIPOLE program to
 
generate the extended Ebers-Moll model for use in the WATAND simulation.
 
A-9
 
- 0 -
In order to examine the non-linear hehaviour, the circuit shown in
 
Fig. 6 was used. Fig. 7 shows computed and measured efficiencies as the tank
 
circuit capacitance is-varied above and below resonance. The aggreement be­
tween computed-efficiencies using the BIPOLE-WATAND system and the measured
 
efficiencies is evident from the Figure. Five values of input voltage V
 
s 
were used. The experimental accuracy of setting V was not better than 5%.
s 
The difference between measured and computed maximum efficiency is -4%, +2%,
 
-4% for V 13.5, 15, 16.5 respectively. However, of particular significance
 
s 
in the results of Fig. 7 is the fact that as the input V is increased above
s 
the value corresponding (visually, on the oscilloscope) to the onset of
 
saturation, the efficiency rises somewhat (to 91%) and then starts to decrease.
 
On the WATAND simulation, the same general behaviour occurs, with the 
efficiency peaking at 87%. It should be noted that this error could he due
 
not only to the computer modeling but also to experimental errors and to
 
differences between the measured impurity profile ("supplied by the manufacturer) 
and the actual profile. The weakest link in the model verification at the 
time of writing is in the collector resistance. The experimental results are 
in the process of being extended to higher collector currents and voltages to 
check this point. ­
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4. Class-C Circuit Design and Results
 
4.1 Preliminaries
 
The objective of a power amplifier design is to select a device and
 
a circuit configuration which give at a giv frequency, maximum efficiency
 
for 	a given power gain (or maximum power gain for a given efficiency). What 
is meant by efficiency and power gain, will be explained below. Class-C
 
amplifiers have long been used as power amplifiers [3], where electronic tubes
 
are used in the basic design. With the advent of solid-state technology,
 
transistors became the basic devices used in circuit designs. Almost all the
 
published work on Class-C transistor amplifier design usesanalytic approaches
 
which employ approximate transistor modelsin order to obtain some meaningful
 
results [3-10]. These methods and models, however, become inadequate when the
 
the transistor operates at very high frequencies such as in microwave appli­
cations. At these high frequencies a more complicated model is needed and
 
advanced numerical and computer simulation techniques become a necessity.
 
The theory of Class-C amplifiers can be found in many textbooks
 
(see for example, [12]). The basic quantities and variables that define the
 
operation of a Class-C amplifier are given in the following. These quantities
 
are interrelated and interdependent.
 
1) 	Supply Voltage Vcc: determined by the transistor breakdown voltage. The 
maximum supply voltage should be less or equal to one half the rated break­
down voltage. 
2) Conduction Angle: is determined by the input bias and the input signal.
 
3) Maximum Collector Current: determined by the transistor design.
 
4) Load Resistance: Once the bias is set, the load resistance, RL, is chosen
 
to 	cause the transistor to operate at the verge of saturation.
 
5) 	 Output Power: Pout = V /(2L) where V is the amplitude of the fundamental 
component of the voltage waveform across R. (Note that for a given V, the 
lower R is the higher Pout will be. However low R1 will produce high 
collector current. Thus for a fixed supply voltage, the output power is 
limited by the maximum collector current). 
6) 	DC Power: Pdc V c Idc where Vcc is the supply voltage and Idc is the dc 
component fo the voltage waveform passing through V 
cc 
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7) InputPower: Pin = f1./2, where V and lin are the phasor repre­
sentations of the fundamental components of the voltage and current wave­
forms at the input part to the transistor, Alternatively, P. can be
in 
measured as the power available from the input generator when the generator
 
is matched to the transistor input port.
 
8) Efficiency n Pout/Pdc
 
9) Power Gain Gp = P out/Pin
 
A basic Class-C amplifier circuit is given in Fig. 8. 
4.2 Computer-Aided Circuit Design
 
For computer-aided circuit design to be practical and efficient,
 
three basic requirements should be available: (1) fairly accurate device
 
modeling technique, (2) fast and relatively accurate circuit analysis program,
 
and (3) easy use of computer programs, such as interactive computing facilities.
 
A fourth requirement which is also useful and sometimes necessary is the
 
availability of optimization, sensitivity and tolerance routines. We should
 
stress here that the human designer is an indispensable part of our design
 
loop.
 
Here at the University of Waterloo, all the above requirements and
 
facilities are available. First, a computer program called BIPOLE, which has
 
been described in the previous section, is available for generating numerical
 
models of bipolar transistor from device fabrication data. Secondly, in order
 
to analyze Class-C amplifier circuits, a non-linear transient analysis pro­
gram is needed to simulate the circuits efficiently. In addition, a steady­
state algorithm as well as a Fourier analysis subroutine are required. All
 
these routines are part of WATAND, which has been developed here at the
 
University of Waterloo. Optimization and sensitivity routines have not been
 
used in the present study. The thiid requirement, which is essential to this
 
study is the implementation of WATAND in an interactive mode on an IBM 370/158
 
using CMS/VM This facility allows the problem data to be typed at a terminal
 
and the results of the analysis displayed on a screen. Any changes in the
 
problem parameters can be done interactively and updated results can be ob­
tained almost instantaneously. A WATAJD file for the circuit given in Fig. 8(a)
 
is shown in Fig. 8(b).
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The steps followed in the Class-C circuit design process are as
 
follows: (see Fig. 9 for a flow chart of the procedure).
 
(1) Get numerical model of the transistor (extended Ebers-Moll) from BIPOLE. 
This includes maximum collector current k (Kirk effect) and collector 
breakdown voltage. 
(2) 	Set supply voltage less than or equal to one half the breakdown voltage.
 
(3) 	Select an output tank circuit tuned at the desired frequency.
 
(4) Set the input bias for a given conduction angle. At this stage an input
 
matching circuit is not used.
 
(5) 	Set the input signal and choose a load resistance R so that the collector
 
current does not exceed the maximum value specified by the model and such
 
that the transistor is on the verge of saturation. This step may involve
 
many 	iterations which include retuning the output circuit and adjusting
 
the input source. The interactive facility is found to be indispensable
 
during this step. The steady-state algorithm is also a.necessity, other­
wise the transient analysis becomes prohibitively expensive [17]. We
 
shall refer to the case where the transistor touches but does not enter
 
into saturation as the non-saturated Class-C amplifier design, see Fig. 10.
 
By carrying out sensitvity studies, however, we have discovered that by
 
driving the transistor slightly into saturation, improvement in both
 
efficiency and power gain was obtained. We shall refer to this case as
 
the 	saturated Class-C amplifier design (see Fig. 11). 
(6) 	Compute the Fourier coefficients of the input current and voltage wave­
forms, output voltage and the current through the dc supply.
 
(7) Use the results of step 6 to compute the input power at the fundamental,
 
output power and dc power; then compute the efficiency and the power gain.
 
(8) 	In order to obtain a different set of values for the efficiency and the
 
gain, change the conduction angle by changing the input bias and then go
 
to step 5. In this way a relation between the efficiency and the power
 
gain for a particular transistor is obtained (see Fig. 12). If the re­
sults are not satisfactory, the transistor fabrication data are altered in
 
the input data to BIPOLE and the computer aided analysis is restarted from
 
Step 1.
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4.3 	 Input Matching and Stability
 
In practice, an input matching circuit is designed to match the in­
put impedance of the transistor to the impedance of the generator. In addition
 
an input tuning circuit may be employed. The power input is then calculated
 
as the power available from the generator. However, when an input tuning is
 
used, the circuit may become unstable. This instability is caused by the feed­
back from the output to the input through the collector-base capacitance. Thus
 
in designing the input circuit, extreme care should be taken so as not to cause
 
the circuit to become unstable. One way of checking for stability of the cir­
cuit on the computer is to obtain a linearized model of the circuit and then
 
compute the poles and zeros of the transfer function between the input and the
 
output. Such a program called ANP3 (which has been developed at the Technical
 
University in Denmark) is available on our system here at the University of
 
Waterloo.
 
4.4 Common-Base vs Common-Emitter Configuration
 
We have tried both common-emitter and common-base configurations in 
our Class-C circuit design. We have found that the common-base configuration
 
has better stability properties than the common-emitter configuration. This
 
may be due to the fact that since the transistor is cut-off during most of the
 
cycle in a Class-C operation, the common-base configuration tends to dis­
connect the output from the input, while in the common-emitter configuration
 
the collector-base capacitance connects the output to the input for most of
 
the cycle which creates the instability problem due to the feedback.
 
In a previous report [1], we have investigated the problem of input 
matching and stability and showed that with the proper matching between the 
input source and the transistor, the performance of the amplifier (n vs. G ) 
will approach the performance of the amplifier assuming ideal matching (i.e., 
input source has very low series resistance). Thus in this report we assume 
ideal matching and consider the common-emitter configuration since there are
 
no stability problems.
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4.5 Discussion of the Results of Class-C Circuit Design
 
A large number of transistor designs and circuit configurations have
 
been investigated. We give here a summary of the results that in our opinion
 
are most 	useful and feasible. These results represent a small fraction of the
 
total cases studied in this project.
 
Different transistors were designed and studied at two different
 
operating frequencies. The performance of one transistor, SPSSl, has been
 
studied at 914 MHz and the results reported in a previous report [1] and also
 
in this report in the section on transistor model comparison.
 
In this report we limit the detailed discussion to the performance
 
of transistors designed to operate at 2.45 Gfz. We present the results of the
 
performance of two such transistors. One is a Silicon transistor, SP2S2E, and
 
the other is a Gallium-Arsenide transistor, SP2A2E. (Note: the 'El refers to
 
the Ebers-Moll Model).
 
4.5.1 	Silicon Transistor (SP2S2E) Results at T = 270C
 
The performance of the transistor in a Class-C amplifier circuit was
 
evaluated with WATAND using the BIPOLE generated extended Ebers-Moll model.
 
Initially, the Class-C amplifier was designed to touch saturation, but not
 
enter into it. This design is referred to as the "non-saturated" case. After
 
carrying out sensitivity analysis, however, we discovered that by driving the
 
transistor slightly into saturation, we could obtain improvements in the n - G
p
 
curve. This design, where the transistor is driven slightly into saturation,
 
is referred to as the "saturated" case. The n - G curves of both the non­
p
 
saturated and the saturated cases as well as that of SP2S2E in a Class-E
 
amplifier circuit configuration, are all shown together on the same figure
 
(Fig. 12). Note that the power output in the Class-C amplifier circuit con­
figuration is about 22 watts and in the Class-E configuration is about 18
 
watts. Note also that the performance of SP2S2E in the saturated Class-C
 
amplifier circuit configuration is better than its performance in a
 
Class-E 	configuration at this power output level.
 
Fig. 13 shows the q - G curves of SP2S2E in saturated Class-C and
p 
Class-E 	configurations at a lower power output level of about 11 watts. Note
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that for low power gain (<13) the performance of the transistor in the
 
Class-C configuration is better than its performance in the Class-E con­
figuration, and vice versa when C > 13.
 
P
 
4.5.2 Gallium Arsenide Transistor (SP2A2E) Results (Class C) at T = 270C
 
The transistor described in our previous report [2] using Gallium
 
Arsenide, SP2A2E, was evaluated with WATAND using the BIPOLE generated ex­
tended Ebers-Moll Model. The results at 2.45 GHz are shown in Fig. 14, to­
gether with the results using the Si transistor SP2S2E. In both cases the
 
transistors operate in non-saturated Class-C amplifier circuits. The im­
provement in efficiency is probably due mainly to the reduction in the
 
collector resistance (due to the higher electron mobility), (0.024 ohm for
 
GaAs compared to 0.156 ohm for S. for the total active area of 1.5 Jm x 1.33 cm.)
 
4.6 	 Sensitivity Analysis of SP2S2E in a Class-C Circuit
 
To study the effects of small changes in circuit parameters on the
 
performance of SP2S2E in the Class-C amplifier deisgn, a point is selected on
 
the 71- Gp curve of Fig. 13, at n = 92.3%, Gp = 7.32 and Pout = 10.7 watts. 
Notice however that sensitivity analysis isin fact, carried out 
when generating each point on the p -G curve. The results of the sen-P
 
sitivity analysis for the selected point are shown in Fig. 15. Note that
 
almost all the points lie below the original p - G curve. However, we canp 
see that 	if R is increased, the performance will improve. This does not mean 
that by increasing RL the whole q - Gp curve will improve, rather the sensitivity 
analysis indicates that by increasing Rt the performance at that particular 
point will improve.
 
A-16
 
- 17
 
5. Class-E Circuit Design and Results
 
Published studies of Class E operation of tuned power amplifier
 
[19,20] assume idealised operation. In our work reported here we study their
 
operation at microwave frequencies 915 MHz and 2.45 GHz, using numerical
 
techniques in which the true behaviour of the transistor under design has been
 
modeled as accurately as possible. These modeling techniques have been de­
scribed in earlier sections. For our Class E studies we restricted the models
 
to the extended Ebers-Moll models of the Silicon transistor: designated
 
SP9SlE (for 915 MHz) and SP2S2E (for 2.45 GHz), and discussed in section 3.
 
All of our Class E studies were carried out at one temperature only
 
(27°C), and we discuss here only the 2.45 GHz case. Our results for SP9SE
 
were given in [2].
 
We studied only the common emitter Class E configuration, as shown in 
Fig. 16A ; in Fig. 16B , we show the WATAND file describing this circuit for 
one particular set of element values (in fact those corresponding to point 4 
of Fig. 13 ). 
Application of the Sokal/Raab idealized design for maximum efficiency
 
[19, 20] yields the following results:
 
Since the maximum peak voltage vce allowed for transistor SP2S2 is
 
31.7 volts,then V. CC = 31.7/3.56 = 8.9 V.
 
Since our maximum peak collector current for the transistor is 8.8 A,
 
then the dc current I for the source V. CC should be 8.8/2.84 = 3.1 A. Hence,
 
the idealised input dc power is 3.1 x 8.9 = 27.5 W. Since for idealised design
 
we obtain 100% efficiency, this yields idealised output microwave power = 27.5 W.
 
The resistive dc load presented by the amplifier to the dc power supply is
 
= 73 4 
Rdc = 8.9/3.1 = 2.9 S. Hence the optimum load resistor R.L Rdc/1 . = 1.67 Qo
 
Using Raab's design equations for an assumed output-circuit Q of 7 yields the
 
following:
 
L2 = (R.L * Q)/i = 0.76 nH; 
from (W2 L2 C2 - 1)/mC2 = 1.15 R.L we obtain C2 = 6.6 pF; 
from wC1 = l/Q.545 R.L) we obtain C1 = 7 pF . 
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Li is to be chosen large enough to yield an approximation to a constant
 
current source.
 
According to Raab,-for idealized switching action of the transistor
 
with a 50% duty cycle, this should yiled a microwave sinusoidal voltage across
 
R.L of amplitude 9.56 V, and a 100% efficiency operation with output power
 
of 27.5 watts.
 
Because we cannot expect such idealized operation at 2.45 GHz, these
 
design values are not achievable.
 
As discussed in [1] we proceeded to an achievable design by making 
successive manual iterations combined with trial and error tuning techniques, 
using the WATAND simulator. In this way we obtained two "maximum efficiency 
designs": the first is a "low power design" yielding an output power of 12.3
 
watts at a power gain of 4.7 and an efficiency of 92.8%; the second is a "high
 
power design" yeilding an output power of 18.5 watts at a power gain of 8.9 and
 
artefficiency of 87.1%. The element values and corresponding performance Figures
 
are shown in Table 2, together with those for the Raab optimum design previously
 
discussed.
 
Starting from these two designs, we used sequences of changes of
 
source voltages (together with minor tuning adjustments of component values) to
 
yield points of lower efficiency but higher microwave power gain. The results
 
are shown in Table 3A for the low power design and in Table 3B for the high
 
power design. Plots of n versus G are shown, with the corresponding saturated
P 
and unsaturated Class C configuration curves, in Figs. 13 and 12 respectively. 
Results of some sensitivity tests run on two of the (low power) 
Class-E points (points 4 and 8 of Table 3A and of Fig. 13) are given in Figs. 
17 and 18. It will be noticed that the effect of a small variation in any one 
of the circuit parameters is to move the point in n - Gp plane approximately 
parallel to the original Class-Eplot. This indicates that the Class-E points 
shown in Fig. 13 are approximately at some local optimum for Class-E operation. 
Waveforms of vce and ic (into the active part of the transistor) for 
the same two points [4 and 8] are shown in Figs 19, 20. 
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6. Effects of Temperature ahd Parasitics for Class-C Circuit
 
6.1 Performance at Higher Temperatures
 
The new temperature subroutine in BIPOLE takes account of mobility 
and saturated drift velocity variation in an empirical manner. The Fortran 
expressions used are given in 121 together with diagrams of computed mobility 
- doping level - 'temperaturecurves superimposed on data from the literature 
[221 for both S. and GaAs [21, 23]. 
WATAND simulated results using BIPOLE generated Ebers-Moll Models
 
for 270C, 1000C, 1500C, 2000C are shown in Fig. 21 for the Silicon and in
 
Fig. 22 for the Gallium Arsenide Class C amplifiers at 2.45 GHz. In all cases
 
the transistors operate in non-saturated Class-C amplifier circuits. It is
 
seen that the efficiency decreases initially (as the temperature rises) but
 
stops decreasing and even increases in certain regions at higher temperatures.
 
The BIPOLE generated values of collector resistance are shown for each temper­
ature, since this is one of the major sources of inefficiency.
 
6.2 Effects of Parasitics on SP2S2E
 
The effects of major parasitics on the performance of SP2S2E in a
 
saturated common-emitter Class-C circuit configuration has been investigated.
 
These parasitics are the emitter ballast resistance R.E, emitter inductance
 
L.E and collector-to-base and emitter-to-base bonding pad capacitances. The
 
effects of each of these parasitics on the performance of the transistor were
 
investigated separately; i.e., when one parasitic is present and the other two
 
are not. Various values of these parasitics were considered. The results are
 
shown in Fig. 23.
 
As stated in [2], a suitable value of emitter ballast resistance can
 
be estimated crudely by reasoning that at the maximum collector current (8 A
 
for the SP2S2) the ballast resistance R.E must maintain the current in each
 
emitter finger at approximately the same value even if the temperature varies
 
over the chip. Using AV = I xR.E = 0.2 V gives R.E , 0.02 ohm. This is, of
 
course, split up and distributed in series with each emitter finger.
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Note that the parasitics may have a drastic effect on the per­
formance of the transistor and effort should be spent in the fabrication pro­
cess to reduce these parasitics as much as possible. Generating curves as
 
those given in Fig. 23, would help to determine the level of parasitics
 
tolerable to an acceptable performance. For example, the bonding pad capacit­
ance is determined by the area of the metalization and the oxide thickness.
 
Since the area will be determined by the current and by practical bonding
 
considerations, this capacitance can be reduced by-growing a thicker oxide.
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7. Preliminary Study of MicrowaveRectifierDiodes
 
7.1 Diode Design
 
For a simple N-P junction, whether diffused or double epitaxial, the 
response time is limited by the diffusion transit time across the lightly doped 
region to 5, = %/2D n . For a 1 micron base width corresponding to a maximum 
breakdown voltage of 28 V for Si (30 V for GaAs), the corresponding frequency 
(1/2w t,) is 950 MHz for Si (5.7 GHz for GaAs). The only reasonable solution
 
therefore appears to be Schottky barrier diodes.
 
The two significant quantities for Schottky barrier rectifiers are
 
the depletion layer capacitance and the series resistance. On Fig. 24, we
 
have listed the salient parameters for a set of such diodes using Silicon and
 
GaAs. The optimum area is not immediately evident. Too large an area will
 
clearly reduce the power conversion efficiency due to the diode capacitance
 
and circuit resistance. Too small an area on the other hand will also reduce
 
the efficiency because of the non-negligible diode series resistance. We have
 
therefore selected two areas for each diode (a low voltage (34 V)for use at the
 
edge of the rectenna and a higher voltage(Li0 V)for use at the centre of the
 
rectenna).
 
7.2 Diode Evaluation
 
Since this is purely a preliminary study, we selected after trying
 
several circuit configurations, the simple circuit shown in Fig. 24, for the
 
WATAND analysis. The generator is assumed to be a half wave dipole. To
 
simulate a situation close to a possible real rectifier circuit, we have in­
cluded one shunt inductor (so that all the d.c. power is being dissipated in
 
the load) and one smoothing capacitor across the load. The maximum obtainable
 
efficiency with this circuit was computed on WATAND to be 78.6% using an ideal,
 
lossless diode with zero capacitance. The actual efficiency, (defined as the
 
ratio of d.c. power in the load to available r.f. power from the 72 Q
 
generator) is listed in Fig. 24. This maximum was found to occur when the in­
ductance was"resonated" with the average diode capacitance. The value of L
 
was found in each case with successive manual iterations within the WATAND
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environment on CMS. 
From these results it is seen that the 34 V diode comes within 1%
 
of the efficiency of an ideal diode and the 110 V diode is about 4% lower than
 
that of an ideal diode at 2.45 GHz, using GaAs.
 
A complete study would require moddling the antenna at d.c., the
 
fundamental and the next few harmonics with a more complex filtering circuit. 
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8. Conclusions
 
In the course of this study we have demonstrated that it is
 
technically possible t6 achieve 80% efficiencies With-£0 dB of power gain at
 
2.45 bHz, using currently available silicon technology. The use of GaAs im­
proves the performance over the range of interest at 27 0C and shows distinct
 
advantages in terms of efficiency for a given power gain at higher operating
 
temperatures, i.e. close to those which-will probably be encountered in the
 
space environment.
 
The choice of class C versus class E is not clear cut. However, it
 
would appear (using the modeling and simulation techniques described in this
 
report) that there is no significant advantage to be gained by using class E
 
compared to slightly overdriven (i.e. slightly saturated) class C operation.
 
The results of the class C versus class E comparison are clear from the
 
Figures. It must be noted that in drawing any practical conclusions, the
 
class E circuit is, at least in its low frequency form, distinctly more complex.
 
This complexity (apart from the extra high inductance required) manifested it­
self in the computer aided design of a circuit to give the best 'efficiency­
power gain' combination.
 
With reference to the fabrication details of the transistors, the
 
following remarks should be noted. To. obtain collector-base breakdown voltages
 
near to the maximum value limited by 'plane' bulk breakdown, p- moat or moat
 
etch process has been assumed throughout. The effect of using planar technology
 
was discussed in our first report [1] and although the performance was worse,
 
the degradation was perhaps not as bad as could be expected, after re-adjusting
 
the epitaxial layer thickness. In the case of the silicon design, an arsenic
 
diffused emitter is assumed throughout; this virtually eliminates emitter dip
 
effect and gives a sharply decreasing profile in the vicinity of the emitter­
base junction, which is favourable in reducing excess charge in the emitter,
 
and thus maintaining high ft values. In the case of the GaAs design, we have
 
not yet found complete data in the literature, specifically on band-gap re­
duction effects at high emitter doping levels. However, the microwave char­
acteristics are determined essentially by the base and collector regions. If
 
the emitter proved to be a problem, either because of reduced-emitter injection
 
efficiency (too small a value of hE ) or because of too high an excess minority
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carrier charge concentration, then presumably use of a haterojunction
 
structure using GaAlAs, could overcome this prohlem We stress again the 
importance of choosing tie epitaxial layer parameters carefully in order to
 
obtain the computed values of efficiency. This requires careful control of
 
the fabrication process to minimize, or to compensate for, out-diffusion of
 
donor atoms from the heavy doped substrate. With epitaxial layers of the 
order of 2 pm thick (after processing), this is clearly important. We stress
 
also that all of our proposed designs necessitate ion implantation of the base.
 
Since the active base region conductivity is one of the most important par­
ameters, any transistor made by standard double diffusion methods would
 
necessarily perform less well (see also [1]).
 
The final design presented in Appendix 3, is a slightly modified
 
version, SP2A3, of the SP2A2 transistor, in which we have simulated diffused
 
(or implanted) shallow layers on both the emitter and base near the surface.
 
The goal here was to reduce the extrinsic component of base resistance which
 
was limiting the performance in the SP2A2 GaAs design. The improvement from
 
19 to 32 GHz in the maximum oscillation frequency is quite significant. An
 
alternative approach would be simply to introduce an N layer in the extrinsic
 
base region.
 
Finally let us recall that although the low frequency experimental
 
comparison appears to substantiate the BIPOLE-WATAND modeling technique used,
 
an obvious next step would be a microwave experimental power converter. In 
order to be meaningful, this should be performed with a transistor whose fab­
rication data, (impurity profile, carrier lifetimes, etc.) are accurately known.
 
It need not, at this stage of the project, be a structure optimised for the
 
SPS design, but would simply be used to verify some of the basic features of
 
the problems specifically related to microwave packaging parasitics, etc.
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Units SPqS1 SP2S2 SP2A2 LUP
 
B cm 1.0 1.33 1.33 2.46
 
L Jm 2.0 1.5 1.5 260
 
Xepi 1m 3.5 
 2.0 	 2.00 80
 
- 3 	 15  Nepi cm 8 x io 2.5 x 1016 2.5 x 1016 0.9 x 1ol4 
XiJm 
 0.3 0.20 0.147 7.5
 
Xj2 Pm 0.6 
 0.37 0.429 19.0
 
ee/sq ohm 22 31 93.9 0.44
 
%/sq ohm 311 447 	 1520 75.5
 
e /sq ohm 2640 3530 2170 419.0
 
Vcbr V 62.7 31.7 33. 1340
 
Vebr V 6.3 6.5 	 -- 12.8 
k A 2.8 8.8 8.8 10.1
 
xjbim Pm 0.4 0.22 0.22
 
- 3 101 8  10 1 8
 Njbim cm 1 x 1018 2.0 x 	 2 x 
kim Jm 0.07 0.05 	 0.10
 
ft max GHz 2.89 6.14 	 10.7 0.016 
fmos max 19.1 i. 9 
 19.4' 0.110
 
W watts 22. 35. 	 36. 1690. 
Table 1. 	Summary specification and performance data of three sample tran­
sistors studied in the course of this project.
 
Note: For the implanted profiles XDim = r O, 
Nibim = /(27) 
kim = xp 
n(x) = [/'/27r3 exp-[(x - xp/ v1 ]2 
* see section 8. 
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Micro- c Micro 
wave wavev 
ce 
3 
c dc Power Ampli-
V.CC 	 Peak Peak Power out n tude R.L L.2 C.2 C.1
 
MV) CV) (A) (w) (w) (V) nH pF pF
 
Raab 
(ideal) 8.9 31.7 8.8 27.5 27.5 100 9.56 1.67 .76 6.6 7 
Design 1 9.8 31.4 5.3 13.7 12.3 92..8 5.9 1.4 .7 8.5 0 
Design 2 10.0 27.9 8.5 21.3 18.5 87.1 5.4 .8 .365 17 9
 
*Note: 	 It must be remembered that the transistor itself presents a
 
collector to emitter capacitance of the order of 5pF to lOpE.
 
Table 2: Class E Designs.
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# (V' 1V.Bv.s C  C.2CV) pF) (.pF) L.2CnH) L.1(nil) 
V I 
I Gp Po peak peak(eff.) Cabs.) (Watts)I (V) (k) 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
.25 
.25 
.25 
.25 
.25 
.25 
.25 
.25 
.25 
.25 
1.4 
1.4 
1.4 
1.4 
1.4 
1.4 
1.4 
1.4 
1.4 
1.4 
9.8 
9.8 
10.0 
9.8 
9.8 
9.8 
9.8 
10.7 
10.8 
10.8 
.5 
.5 
.5 
.52 
.5 
.6 
.6 
.6 
.6 
.6 
2.7 
2.6 
2.6 
2.1 
7.0 
1.8 
1.6 
1.6 
1.5 
1.4 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
8.5 
8.5 
8.5 
8.6 
8;5 
8.6 
8.6 
8.6 
8.6 
8.6 
.7 
.7 
.7 
.71 
.71 
.7 
.7 
.7 
.7 
.7 
8.7 
8.7 
8.7 
8.7 
8.7 
7.8 
7.8 
7.8 
7.8 
7.8 
92.8 
92.4 
91.1 
90.5 
89.0 
87.2 
83.7 
80.4 
76.6 
72.0 
4.7 
5.2 
6.7 
7.3 
a.2 
13.0 
18.8 
27.6 
34.7 
39.6 
12.3 
12.1 
12.1 
9.8 
9.9 
10.2 
9.5 
11.3 
10.7 
9.6 
31.4 
31.0 
31.1 
29.3 
29.1 
29.2 
28.5 
31.4 
30.9 
29.7 
-
-
-
4.6 
-
-
-
4.8 
-
Table 3: Parameter Values and Results for 
Class-E at Low Power (shown plotted in Fig. 13) 
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V I 
R.S R.L V.CC V.BB V.S C.1 C.2 L.2 L.1 Gp Po peak peak 
# Q 62 V V V pF pF nH nH rj abs- W V A 
1 .25 .8 10 .5 2.7 9 17 .365 4.35 87.1 8.1 18.5 27.9 8.5
 
2 .25 .8 10 .5 2.6 9 17 .365 4.35 86.5 8.9 18.2 27.7 8.4
 
3 .25 .7 10 .5 2.7 9 17 .365 4.35 87.2 8.0 17.7 28.7 8.73 
4 .25 .7 10 .5 2.7 8 17 .365 4.35 86.1 8.6 18.3 29.6 8.94
 
5 .25 .7 10 .5 2.5 9 17 .365 4.35 85.8 9.7 17.3 28.4 8.6
 
6 .25 .7 10 .7 2.5 9 17 .365 4.35 70.3 24.4 13.2 25 6.1 
7 .25 .7 10 .75 2.5 9 17 .365 4.35 71.1 24.9 14.1 26 7
 
8 .25 .7 10 .8 2.5 9 17 .65 4.35 72.7 25.0 14.8 26.5 7.5
 
9 .25 .7 10 .85 2.5 9 17 .365 4.35 74.1 24.9 15.3 26.9 7.8
 
10 .25 	 .7 10 .95 2.5 9 17 .365 4.35 75.4 24.7 16.2 27.5 8.3 
11 .25 	 .7 10 1 2.5 9 17 .365 4.35 74.9 24.8 16.6 27.7 8.4
 
12 .25 	 .8 10 .95 2.5 9 17 .365 4.35 75.4 24.6 16.7 26.6 7.9
 
13 .25 	 .9 10 .95 2.5 9 17 .365 4.35 75.3 24.1 17.0 25.8 7.8
 
14 .25 	 .9 10 1 2.5 9 17 .365 4.35 75.2 24.9 17.6 26.1 7.9
 
15 .25 	 .9 10 1 2.5 9.5 17 .365 4.35 75.2 24.5 17.5 25.8 7.8 
16 .25 	 .9 10 1 2.5 9.5 17 .362 4.35 74.5 24.9 17.8 25.7 7.9
 
Table 3B: 	 Parameter Values and Results for
 
Class-E at High Power (shown plotted in Fig. 12)
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Appendix 1.1 : Analytic optimization of small signal high frequency power gain
 
EE 633/EE 436: Electrical Engineering Dept. University of Waterloo D.J.Roulston
 
Maximum frequency of oscillation
 
The maximum frequency of oscillation of a bipolar
 
transistor is given by:
 
A o5c = A ~(n, Cyi.i~ 
This assumes that the transist&r is loaded at its output
 
by a resistance equal to its output resistance at high frequencies
 
RL-?AS. (c1-7/;C/9 (2)
 
The value of ft expressed in terms of the device physical
 
parameters, neglecting emitter neutral region charge,
 
collector R-C time constant, and the low current re(Cje + C e)
 
term, is simply:t*
 
(±z r -.e 	 (3) 
C(4)-.. 
The base resistance is related to the physical parameters by:
 
7j=L /(12-Uri - 19) 	 C(5) 
and the collector-base transition capacitance is given by:
 
-Cie LI~ 	 (6) 
The expression for fmax osc thus becomes:
 
, <.. < .. 	 (7) 
It is clear that this quantity may be optimized in terms
 
of the relative values of wb and Wsc. Differentiating w.r.t.
 
wb and setting the result equal to zero gives the required
 
condition:
 
(8) 
The final value of optimized fmosc 	is therefore:
 
fmax osc opt 0C/) I(3/i c. A/1re b)dAr,'Ia7Z (9) 
* The expression for tbb can 	incorporate any 'drift field factor'
 
in the 	actual numerical value used for Dn 
.
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I', -I'- .Jr 
EE 633 4­Apendix-1.2- L6adfresistance for iaximum gain & maximum power output 

EE 436 djr
 
From the high frequency equivalent circuit it is a simple
 
matter to show that the output resistance rout of.the common
 
emitter stage is:
 
/, r--IV I / (1) 
where C. is the total capacitance at the input node 
of the hybrid V equivalent circui, due to excess charge in the 
neutral base, neutral emitter and in the collector-base s°col. 
2f '/V, Eb- (2) 
where tbt - tbb + tsc I - te (3) 
tb o2/ ,2D 1(4)tbb = wh I -: (45) 
tS = wscl/2 v1 (5) 
and sol = 1 .(6)
Cic
 
We thus obtain:
 
h0ook / 1re (rS,F!, (7) 
Note that the factor F . ( ) allows for the fact that the 
base-collector junctio.3Surface is larger than the emitter surface
 
and the factor v = 1 +(t + t )/t is close to 2 in
 
a transistor opot,,sil2ed for mS]imum hiR frequency gain (maximum
 
fmax sc) (f)'U,'r" t V4,/'; 
Load resistance for maximum class A fower output
 
To obtain maximum class A outut power the load resistance RL
 
must be chosen such that;
 
(8)
R Z - d cmaxL cbr 

where V is the collector- base breakdown voltage (for low
 
impedanSeinputs, this is approximately the same as the
 
collector-emitter breakdown voltare):
 
cr F rv " ', c (9) 
and i is The maxinum value cf collector current. For most 
purno~eixtnls can te considered 7o be the current at which base
 
widenin. (Kirk ef:ec-. just starts to occur:
 
[,~ (10)
I = EL - (to) 
cmax 

where
 
"]cmax Vc VI-D' (1 
here, 7,t is 7he ''pu' throurh' ,oltc;e of the epitaxial layer. 
ombinin- ) and (t0) i.-s: 
=~FcmaE~2zJFcrFc)I 1 L)(/Alp' (12) 
Cobiinn- (7) an !I?) cives the :'tio of RL/rout:

R " = z , ; )(k ,.,,-/F:,..,) s r ,... ou: (13)
 
Snce F s a !-eometrical 'co:, a typical value 
of which is 2 -Tor :-4crowave device&, -.,e see that the reistance 
for -axnimum power oul:nuz is near!" enual to the resistance for
 
ain. ino -herwords, matched outnut
maximum hi-h freuenn. 
(unit-: VSR) conditic's will Five very nearly the maximum power A-33 
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Appendix 1.3:Outline of the analytic approach used
 
Here, we summarize the method used to derive initial data
 
to be used as input to the BIPOLE program and to generate the curves
 
shown in Fig.l. Reference [6] was used extensively to rough-out
 
the design by calculating the gain and 'current limited' efficiency7i
 
(ETAI in the computer output example of Appendix 2). Equation (15)
 
of [6] gives:
 
A15 = Ccmax/Ico
.1.3.1)
 
This is the ratio of peak to d.c. collector current. By equating
 
I to the Kirk current limit(directly expressable in terms of
cmax 
device physical parameters) we can relate the performance to
 
that of a real device (since the same physical parameters also detarmine
 
the breakdown voltage of the collector-base junction, V cbr ) as can
 
be seen in Appendix 1.2.
 
Reference [6] also enables the power gain to be calculated
 
G2ALP = 2 Pin/IBl 2rbb (A.1.3.2)
 
The base resistance rbb is a device parameter, expressed in terms of
 
physical paremeters in Appendix I.I.
 
We can relate class C behaviour to existing class A results
 
by using the following equations:
 
GpA = RLA/[(Wtf)2rbb] (A.1.3.3) 
Gpc = RLC/[(rtf)2rbb G2ALP] (A.1.3.4)
 
where GpA and GPC are the class A and class C power gains,respectively,
 
(see [I] for details). Again, we use the results in [6] to relate
 
these two quantities by:
 
GLOSS = c/GPA = A!5/(2.G2ALP) (A.1.3.5) 
The various FORTRAN terms are printed in the sample output of Appendix 2.
 
This now provides us with sufficient information to calculate class C
 
power gain, power output and 'low frequency' efficiency (as defined in [6].
 
We have however, extended the simple analytic treatment to include
 
two additional high frequency sources of loss.
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Elementary analysis shows that a 'voltage efficiency'
 
(ETAV in the sample output of Appendix 2) can be defined by
 
the breakdown voltage Vcb and the saturation voltage Vcesat,
r 

v = ETAV = I - 2 Vcesat/Vcbr (A.1.3.6) 
From the physical properties of the collector epitaxial layer,
 
this can be expressed as:
 
ETAV = 1 - 4 Ec/Ebr (A.1.3.7)
 
where Ec is the 'critical field' (Z104V/cm in silicon) and
 
Ebr is the breakdown value of field (, i05 to 106 V/cm in silicon).
 
Note that this is a 'low frequency efficiency but that use of
 
the full epitaxial layer resistance in converting (A.1.3.6) to (A.1.3.7)
 
renders the result valid at high frequencies (maximum current equal
 
to the Kirk current Tk has been assumed in the derivation).
 
Reference [41 gives some power gain and efficiency results
 
taking high frequency waveforms into account. A normalised parameter, b ,
 
is defined as:
 
V =4% C. (Rg + rbb) (A.1.3.8) 
where C. is the emitter-base capacitance. We have re-arranged this
 
formula as follows:
 
NU = FC(ft/fs)( + Rin/rbb)/4GPC (A.1.3.9)
 
where FC is the ratio of emitter-base depletion layer capacitance to
 
collector-base capacitance (of order 10 for typical transistors),
 
f is the transition frequency and f. the signal frequency. The
 
ratio Rin/rbb is obtained for each case from the preceding equations [6].
 
To determine the corresponding efficiency and power gain in this
 
simplified study, the following empirical expressions were 'fitted'
 
to the curves given in [4]:
 
ETANU = (I - 2.NU(l - ETA))ETA (A.1.3.10)
 
GDBNII = 2.GDBA. exp(-NU)/(l + exp(-NU)) + 1 (A.1.3.11)
 
We stress here that the sole purpose is to obtain a first order
 
approximation to real performance to enable preliminary design data
 
to be obtained.
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Finally, to take account of the loss due to the capacitive
 
current (from Cjc) flowing in the collector (epitaxial) series
 
resistance, the following relations apply:
 
i v 
P = i2 R
 
'loss c
 
where Ploss is the power loss in the resistance Rc Since the

. 

useful output power is Pout =V2/RL we can define a 'loss factor'
 
FLOSS = Ploss/Pout = K(QSCRe)2 (RL/R) (A.1.3.12) 
Expressing the collector capacitance and resistance in terms of the 
epitaxial layer parameters enables us to write: 
FLOSS - 5.7()s Trel)2.Al5.Vcbr/(2V cesat) (A.1.3.13) 
where r rel is the dielectric relaxation time (t ) of the epitaxial
 
layer and 1 s is the signal frequency in radians/s; the remaining
 
terms have been defined above. The corresponding component
 
of efficiency may now be expressed as:
 
ETA(F) = ETA(l - FLOSS) (A.1.3.14)
 
where ETA is the product of low frequency 'voltage' and 'current' 
efficiencies V,7 discussed above. 
In the output given in full in I] and [2] and of which we
 
include a sample in Appendix 2, we have defined the expected overall
 
efficiency (plotted in Fig.l) by:
 
ETAO = l/[(I/ETANUJ) + FLOSS] (A.1.3.15)
 
This includes all the low and high frequency sources of loss
 
mentioned above,in an empirical manner, but of sufficient accuracy
 
for the purpose of choosing initial design parameters and even of
 
estimating initial operating conditions (conduction angle, etc.).
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(-AAC NFSIILT5 'R *OLP"JA = I "SIC.J - 0 *-qE*--N * .2CN- 02 -IN/--= 7~~ 
A15 A16 G2ALP A19 AIS M.,MATCH GLOSS FVCO FCJC FC FAFT
 
0.72E 01 0.12E 02 0.29E 02 
0.I1E 02 0.15E 00 0.243E 00 0.122E 00 1.0 4.0 10.0 2.10
 
FTM We NEPI VCBR ETA! ETAN ETAFN GOBM GOBN
 
FMO WEPT NBMIN VCSAT ETAV ETA ETA(F) FLOSS NU FT(REAL)
 
0.490F 10 0.4772-04 0.459E 16 0.774E 02 0.950 0.821 0.806 0.130E 02 0.46E 01
 
0.313E 11 0.459E-03 0.442E 17 0.656E 00 0.983 0.934 0.915 0.227E-01 0.18E 01 0.25E 10
 
ELEM RBESO REESQA IMAX ICO GDBA G0fNU NUA FNOA ETANU ETAO 
0.10E-03 0.1qE 05 
0.15E-03 0.86E 04 
0.93E 04 
0.86E 04 
0.73e 
0.11E 
00 
01 
0.10E 00 
0.15E 00 
16.2 
13.0 
10.5 0.883E 00 
4.6 C.184E 01 
0.453F it 
0.313E 11 
0.880 
0.821 
0.63 
0.806 
0.206-03 0.48E 04 0.48E 04 0.156 01 0.20E 00 13.0 4.6 0.184E 01 0.313E 11 0.821 0.806 
0.30E-03 0.21E 04 0.21F 04 0.22E 01 0.31E 00 13.0 4.6 0.184E 01 0.313E 11 0.821 0.806 
0.40E-03 0.12E 04 0.12E 04 0.29E 01 0.41E 00 13.0 4.6 0.184E 01 0.313E I1 0.821 C.E06 
FTM wo NEPI VCBR ETA[ ETAN ETAFN GDBM GCEN
 
FMO WEPI NOMIN VCSAT ETAV ETA ETA(F) FLOSS NL FT(REAL)
 
0.980E 10 0.337E-04 0.109E 17 0.460E 02 0.950 0.828 0.824 0.1306 02 0.46E 01
 
0.313C 11 0.230E-03 0.7432 17 0.328F 00 0.986 0.937 0.933 0.477E-02 0.18E 01 0.49E 10
 
ELEM P8150 RBESOA IMAX ICO GDOA GDONU NUA FNOA ETANU ETAO
 
0.10-03 0.19E 05 0.786 04 0.17E 01 0.24E 00 17.0 11.9 0.742E 00 0.494E 11 0.893 0.869
 
0.15-03 0.86E 04 0.78E 04 0.26C 01 0.36E 00 13.4 5.3 0.167E 01 0.329E 11 0.83e 0.e34
 
0.20E-03 0.48E 04 0.486 04 0.35E 01 0.482 00 13.0 4.6 0.1846 01 0.313E 11 0.82e 0.624
 
0.30E-03 0.21E 04 0.21E 04 0.52E 01 0.73E 00 13.0 4.6 0.194E 01 0.313E 11 0.828 0.824
 
0.40E-03 0.122 04 0.12E 04 0.70E 01 0.97E 00 13.0 4.6 0.184E 01 0.313E 11 0.82e 0.824
 
FTM WG NEPI VCDR ETAI ETAN ETAFN GORM GOBN
 
FMO WEPI N3MIN VCSAT ETAV ETA ETA(F) FLOSS NU FT(PEAL)
 
0.196E II 0.238-04 0.259E 17 0.274E 02 0.950 0.833 0.833 0.1302 02 0.466 01
 
0.313E 11 0.I15-03 0.125E 18 0.164E 00 0.988 0.939 0.938 0.100E-02 0.18 01 0.98E 10
 
ELEM P8ES0 RBESOA IMAX ICO GDOA GCENU NUA FMOA ETANU ETAO
 
0.10E-03 0.19F 05 0.66E 04 0.42E 01 0.58E 00 17.7 13.4 0.6252 00 0.5381 11 0.903 0.902
 
0.15E-03 0.86E 04 0.66E 04 0.62E 01 0.86E 00 14.2 6.6 0.141E 01 0.359E 11 0.858 0.5e5
 
0.20F-03 0.48E 04 0.48E 04 0.83E 01 0.12E 01 13.0 4.6 C.184E 01 0.313E 11 0.833 0O.33
 
0.30E-03 0.21E 04 0.21E 04 0.12E 02 0.17E 01 13.0 4.6 0.184E 01 0.313E 11 0.833 0.633
 
0.40E-03 0.12E 04 0.12E 04 0.17E 02 0.23E 01 13.0 4.6 0.184E 01 0.313E 11 0.833 0.633
 
FTM WS NEPI VCBR ETAI ETAN ETAFN GDBM GDBN
 
FMO WEPT NAMIN VCSAT ETAV ETA ETA(F) FLOSS NU, FT(REAL)
 
0.392E 11 0.169E-04 0.614E 17 0.162E 02 0.950 0.838 0.838 0.130E 02 0.46E 01
 
0.313E 11 0.574E-04 0.209E 18 0.820E-01 0.990 0.941 0.941 0.212E-03 0.18E 01 0,20E 11
 
ELEM PBESQ RBESOA [MAX ICa GODA GODNU NUA FMOA ETANU ETAO
 
O.lOF-03 0.19E 05 0.55E 04 0.98E 01 0.14E 01 18.4 14.7 0.527E 00 0.586E 11 0.911 0.911
 
0.15-03 0.86E 04 0.55E 04 0.15E 02 0.20E 01 14.9 8.0 0.119E 01 0.391E 11 0.875 0.874
 
0.20E-03 0.48E 04 0.48E 04 0.20E 02 0.27E 01 13.0 4.6 0.184E 01 0.313E 11 0.838 0.838
 
0.30E-03 0.216 04 0.21E 04 0.29F 02 0.41E 01 13.0 4.6 0.184E 01 0.313E 11 0.838 0.838
 
0.402-03 0.12E 04 0.12E 04 0.39E 02 0.552 01 13.0 4.6 0.184E 01 0.313E 11 0.838 0.838
 
for 6 = 1000 for analytic design (Sample reproduced from [21).
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Appendix 3: Sample BTPOLE output
 
We enclose one sample output from the BIPOLE program. Since
 
the detailed output for the SP9S1, SP2S2 and SP2A2 transistors (and others)
 
was included in earlier reports, we have chosen as our example here,
 
the output corresponding to the GaAs transistor used in the WATAND
 
studies presented in this report, but modified by an additional base
 
diffusion near the surface to reduce the extrinsic component of base
 
resistance (see section 8 of this report). The emitter concentration
 
close to the surface was simultaneously increased (necessarily).
 
In the following 7 pages of BTPOLE output, the following are
 
the parameters and comments of particular relevance to this study:
 
page 2: The input profile data (see Fig.25) is printed
 
The three sheet resistances (cf table 1) resulting from integration
 
of the impurity profile are printed (RB, RE, RBE OHM/SQ)
 
The various breakdown voltages computed from the ionization integral
 
TEhe zero bias junction capacitances.
 
page 3:-This is a printer plot of the separate donor and acceptor atom profiles.
 
page 4: 	This is the result of the vertical one dimensional solution of
 
the transport and Poisson equations. Of particular significance are
 
- TBASE the neutral base region transit time
 
- TSCL the collector-base space charge layer delay time 
- TEN the delay time due to the excess charge in the neutral emitter 
- FTOT the (one dimensional) overall value of f (transition frequency) 
- FMAX the value of FTOT neglecting the effect of junction capacitances 
page 9: 	This is the result of the horizontal integration of the base
 
transport equation. The main parameters of importance in this study are:
 
- FT the overall value of transition frequency ft (note that this is
 
lower than the one dimensional analysis value, due to edge
 
junction effects).
 
- FMOSC the maximum oscillation (unity power gain) frequency
 
- IC the d.c. collector current
 
page 6: printer plot of current gain hFE (BETA)
 
page 7: printer plot of transition frequency ft
 
page 8: 	Gummel-Poon and Extended Ebers-Moll CAD model parameters. Note
 
the reduction in extrinsic base resistance RBEXT compared to
 
the SP2A2 design.
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NCV'. 2. 1978 16:18:04 SIP VERSIOI 1/11/78 V.10.05
 
FILE NAME: 5P2A3
 
*3TIPCLAR DEVICE ANALYSIS AND MODEL GENERATION PRCGRAMME 
EIPULE VERSION V.10.04, CREATED 01 NOV 1(;78 
GAAS NPN TRANSISTOR AT TEMPERATURE CF 27. DEGREES C (NI = 0.11E+06)
 
MASK CATA EL'M 0 ESE ECe BPB ELPB
 
O.150IE-03 0.133E+01 O.ISOE-03 0.150E-03 O.I4OE+Ol 0.700E-03
 
PPOFILE DATA NEI NBI NEPI XEI Xe! XEPI NXEI NXBI
 
0.200E+19 0,100E+01 0.250E+17 0.162E-04 0.324E-04 0.200E-03 6 2
 
NON GAUSSIAN EMITTER PROFILE:' NE2 = 0.100E+22 XE2 = 0.700-05 NXE2 = 6
 
NON GAUSSIAN BASE PROFILE: NA? = 0.500+20 XE2 = 0.7008-05 NXB2 = 6
 
INPLANTED BASE FROFILE OF 0.20E+19 AT X = 0.22E-04 FOR XOIM = 0.18C-04 NXEIM = 2
 
EMPIRICALLY DERIVE) VOLTAGE AND CURRENT LIMITS:
 
VEPLAN VBESA VBEPI VRFsR VCESAT(IKJ IK IHLI ISAT(1IO) 
U 0.234E+02 0.447r+02 0.458F+02 0.5608+O 0.213E+00 0.880E+01 0.446F+02 0.412E+03 
PROFILF INTEGRATION FOR XJL = 0.147E-04 XJ2 = 0.429E-04 RA = 0.120E+01 NPOINT = 265 
RB-HM/SQ RE-Ot-N/SQ RP-OHM/SQ PBO RE RI3EXT RPI GUMMEL NO 
0.303E+03 0.751E+00 0.218E+04 0.205E-01 0.118E-03 0.171E-O 0.243E-01 0.263E+14 
VRR =-0.750E+0I + OR - 0. %9 X = 0.210E-04 (IONIZATION INTEGRAL FOR PLANE JUNCTION) I 
V8P = 0.321F+02 + OR - 10. . X = 0.165E-03 (IONIZATION INTEGRAL FOR PLANE JUNCTION) 2 
VBR = 0.197E+02 + OR - 50. %. X = 0.107E-04 (IONIZATION INTEGRAL FCr PERIPheRAL JUNCTION 
CJE(EOGF)= 0.331E-10 F/CM(PERIPHURY). CJE(PLANE)= 0.154E-06 F/SO.(M. FCP V8E=0 
CJC(EDGE)= 0.0 F/CM(PERIPHCRY). CJC(PLANF)= 0.3OE--07 F/SO.(M. FOR VC=0 
CAPACITANCES AT ZERO BIAS: CJEO = 0.119F-09 CJCO = 0.352E-10 FCE = 0.929E+O 
FCJE = 0.2861+0! FCJC = 0.390+01 FCJCO = 0.390F+01 
VIEO0=1.3?3 VICCO=1.172 XBC = 0.367F-04 XCC = 0.644E-04 RHO(EPI)= 0.038 OHM-CM 
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I 

1 

1 

1 

I 

1 

I 

1 

1 

1 

I 

1 

1 

I 

1 

I 

1 

1 

1 

0.02 0.50E+20 O.10E+22
 
0,03 0.50E+20 0.10E+22
 
0.0! 0.49F+20 0.99E+21
 
0.05 0.44Ft20 0O.88E+21
 
0.06 0.37E+20 0.74E421
 
0.07 0.24E+20 0.49E+21
 
0.O 0.SF+19 0.17E+21 
0.09 0.15E2+g 0.25E+2(
 
0.10 0.48F 18 0.221+lV
 
0.11 0.59F+IA 0.18E+Ic
 
0.13 0.82E+18 0.16E*l
 
0.13 0.91E+18 0.15+IS
 
0.14 0. 1 1E+I 0.13E IS
 
0.15 0.13E+19 0.10+I s
 
0.16 0.15E+19 0.71E+IE
 
0.18 0.t72+19 0.39E+IE
 
0.19 O.I8E+19 0.9+lI
 
0.20 0.19E+1g 0.71E417
 
0.21 0.20E+1g 0.42 +1i
 
0.23 0.20E+19 0.26E+1'7
 
0.23 0.20E+19 0.25C+11
 
0.24 0.19F-l9 0.25F+17
 
0.26 0.172E 9 0.25F+11
 
0.27 0.16E+19 0.25E+17
 
0.270.15F+19 0.25E+Io
 
10 	0.29 0.12E+9 025E+1
 
1 	 0.30 O.IIF1 0.25E+17
 
1 	 0.31 0.92E+18 0.25E+17
 
1 	 0.32 0.76F418 0.25+17
 
1 0.33 0.58E+18 0.25E+17
 
I 0.74 0.48E+18 0.25E+17
 
1 	 0.35 0.37E+18 0.29E+17
 
1 	 0.36 0.26F+18 0.25E+17
 
1 	 0.37 0°.0E+18 0.25E17
 
1 	 0.38 0.14F+18 0.25E+17
 
I
1 	 0.39 0.95,+17 0.25[+17
 
1 	 0.40 0.69E+17 0.25E+17
 
1 	 0.41 0.45E+17 0.25F+17
 
1 	 0.43 0.?9E+17 0.25E+17
 
.0.44 0. 18E+17 0.25E+17
 
1 0.45 0.41E+17 0.25E+17
 
I 0.46 0.57E+lb 0.25F+17
 
1 	 0.47 0.32E+16 0.25E417
 
I
 
I 0.49 0.11F+16 0.25E 17
 
I
 
1 	 0.51 0.36E+15 0.29E+17
 
I 0.53 0.11F+19 0.25E+17
 
I
 
1 0.55 0.29E414 0.25E417
 
I
 
1 0.57 0.74F+13 0.25E+17
 
1
 
1 0.59 O.17E+13 0.25F417
 
I
 
VICr0NI 	 I I I I I I I MICRON CONC CONC 
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-r 1, A, " . - J 1. .2 i c * - C . 
I - R.-L-Y-'---(-G-- DU1 10 1 r . _.JLT... -)F -AN 15. -,. , J .. 3 * 
NJ NU JN E6TAE VflE TRE TEM Tr3ASE 1SCL TC FTOT NO 
NJ ITC JP E3ETAT A4 NO(C) VCU WB WSCL REB FMAX PO 
1 15 0.293E+03 0.19E+01 O.1I2E+O1 0.27E-10 O.31E-11 0.29E-11 0.58E-11 0.22E-13 0.43E+10 O.IOF+16
 
I 12-O.3192E+02 o.999E+01 0.I00E+01-0.66 I41 0.20E+02 0.18E-04 0.14E-03 0.24F-01 0.16E411 0.11E+16 
2 6 0.587r.+03 0.!342F*0L 0.114F+01 0.16E-10 0.12-11 0.30E-I 0.59F-11 0.22E-13 0.63E+10 0.22F+16 
2 7-0.697F+02 0.928F+01 0.IO-E+01-0.64Et18 0.21E-02 0.18E-04 0.14E-03 0.24E-01 0.16E+11 0.24E+16 
3 8 0.117E+04 0.1256+02 0.116E+01 0.876-11 0.12E-11 0.32E-It 0.59E-11 0.22F-13 0.84E+10 0.53F+16 
3 12-0.040E+02 0,123r+02 O.121E+01-0.62E+I 0.20C+02 0.18E-04 0.14E-03 0.23E-01 0.15E+11 0.57r+16 
4 15 0.235E+04 0.123F+02 0.118E+01 0.35E-11 0.12E-11 0.32-11 O.OE-11 0.22E-13 O.IE+1t 0.11F+17 
4 7-0.190F+03 0.122E+02 o.938E+O0-0.59E+18 0.20E+02 0.18E-04 0.14E-03 0.23E-01 0.15E+11 0.IIF+17 
5 10 0.469E+04 0.120F+02 O.ItqC+01 0.186-11 0.12f-11 0.32f-I O.IE-1t 0.20E-13 0.13E+11 0.16+17 
5 7-0.o1E+03 0.119F+02 0.935E+00-0.57r418 0.20E+02 0.18E-04 0.14-03 0.23E-01 O.ISE+11 0.22f+17 
6 20 0.939E+04 0.115E+02 0.121E+O1 0.96E-12 0.12E-11 0.32CH-11 0.722-11 0.11E-13 0.13E+11 0.40F+17 
6 7-O.AIBE+03 0.114F+02 0.g35E+00-0.55E+18 0.24E+02 0.18E-04 0.16E-03 0.23E-01 O.4E4tl 0.43E+17 
7 28 0.188E+05 0.981E+01 0.123F+01 0.57E-12 0.13E-11 0.33E-1 0.S3E-11 0.15E-14 O.IE+11 0.82F+17 
7 8-0.19I1E+04 0.978C+01 0.105E+01-0.526+18 0.3CE+02 OIE-04 0.20C-03 0.23E-01 O.ItE+t 0.861.+17 
8 21 0.375E+09 0.115F.+02 0.125E+01 0.30E-12 0.13E-1l 0.34E-11 0°.3E-11 0.152-14 O.IIE+ll 0.16F+18 
8 8-0.325E+04 0.115E+02 0.104F+01-0.50E+18 0.66E+02 0.18E-04 0.20E-03 0.22E-01 O.I+11 0.16F+18 
9 5 0.751E+05 0.837E+01 0.127E+01 0.18E-12 0.19E-11 0.28-10 0.44E-I 0.31F-14 0.47E+10 0.30F+18 
9 10-0.897E+04 0.835C+01 0.116E+01-0.46E-+18 0.15E+02 0.11E-03 0.20E-03 0.10E-01 0.47E+10 0.31F+19 
10 4 0150E+06 0.546F+01 0.130E+01 0.12E-12 O.19E-11 0.41E-10 0.30E-11 0.47F-14 0.34E+10 0.61E+18 
10 11-0.275E C5 0.545E+01 0.144E+0I-0.426418.0.1SE+02 0.13E-03 0.20E-03 0.46F-02 0.34E+10 0.621+18 
*** NCN-CONVFRGENCE 3 TIMES. VCAV = 0.248E+02 VCMAX = 0.645E+02 VCMIN = 0.136E+02 
GIVEN: TAUE = 0.100F-08 TAUB = 0.100E-O IAUC = 0.100E-05 
BETAI (INFINITE TAtIP) = 0.928E+01 OrTMAX = 0.123E02 
PHASE = 0.238E-01 REAL GUN!EL NO. = 0.240E+14 VeCEO (APPROX) = C. 140F+02 
GAIN LIMIT DUE 10 -B DIODE, HFED = 0.104E-07 
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u of TF AI - 'SI. JP ._M . IF 03 - , V--,;S= -.. 48 -2 
I VE E eETA FT 1e HA CR0D JCMAX 
IC C-ti ETAC 	 GMAC CBFT CBCT COIFF
I 	 F'410SC 
.79OL -01 0.112+01 0.566 +01 0.1716,+1O C. 1405-01 0.392F-01 0.99 7C+00 0.396E+03
 
0.790E-01 0.23EE+0I 0.612E+01 0.113+11 0.239F401 0.237F-09 0.95IF-11 0.'772E-I0
 
0. 107F+00 0.114E+0I 0.578E+01 0.220L+l0 0.186F-O1 0.389F-0I 0.9g5e+00 0.539E+03
 
0.107E+00 0.31 S+01 0.612F+01 0.12 F+11 0.324F+01 0.241F-09 0.94SF-IlI 0.865E-10
 
0.141E+00 0.115E+01 0.644F+01 0.270F+10 C.218E-01 0.3881--01 0.996E+00 0.706F+03
 
0.141FI00 0.417+01 0. 102F+02 0.143E+11 0.422E+01 0.243E-09 0.94eE-l1 0.998E-10
 
0.184F+00 O.1E1+01 0.7395+01 0.326C+10 0.249E-01 0.384E-01 0.995E+00 0.926E+02
 
0.1P4E+0O 0.49415+01 0.142E+02 0.157F+11 0.497F+01 0.247E-09 0.948c-11 0.107F-09
 
0.247r+00 O.11F+01 0.831F+01 0.403F+10 0.297F-01 0.350E-01 0.987E+00 0.125E+04
 
0.247E+00 0.814L+O1 0.131E+02 0.180F+11 C819E+01 0.251-09 0.94E5-l1 0.152E09
 
0.348E+00 0.1175+01 0.875E+01 0.503:+10 0.397E-01 0.347E-01 0.982E+00 0.177F+04
 
0.348E+00 0.111E+02 0.101E02 0.202E+11 0.115E+02 0.256E-09 0.94SF-11 0.185E-09
 
0.492f-+00 0.11EF+31 O.glC+01 0.637E+10 0.540E-01 0.342-01 0.975E+00 0.252F+04
 
0.492E400 0.1791-+02 0.1011+02 0.228E+11 0.188F+02 0.262E-09 0.94EF-11 0.249E-09
 
0.701F+00 0.IISE+01 0.943F+01 0.749E+10 0.744E-01 0.337E-01 0.965E+00 0.363F+04
 
0.701C+00 0.2205+02 0.103E+02 0.249F+1 0.235E+02 0.268F-09 0.945E-11 0.291E-09
 
C.1006+01 0.120E+01 0.964E+01 0.869E+10 0.104E+00 0.328E-01 o.93E#00 0,534E+04
 
O.IOOE+0l' 0.347E+02 0.102E+02 0.272E+11 0.383E+02 0.275E.-Og 0.940E-It 0.431E-09
 
> 	 0.145E+01 O.IPlE+31 0.97SC+01 0.947E+10 0.149E+00 0.319E-01 0.913E+00 0.7967+04 
0.145F+01 0.434F+02 0.999r+01 0.288E+11 0.493E+02 0.282E-09 0.92E-11 0.544F-09 
0.210F+01 0.122E+01 .sqti-+Ol 0.994E+10 0.219E00 0.304E-01 0.884F+00 0.119E05
 
0.210C+01 0.655F+02 0.927[+01 0.303E+11 0.799E+02 0.290c-09 0.90SF-I 0.843F-09
 
0.303F+01 0.122E+01 0.905E+01 O.P5E+l0 0.335E+00 0.2875-01 0.822E+00 0.184r+05
 
0.303E+01 0.771F502 0.015+01 0.3105+11 0.932E+02 0.297E-09 0.892E-11 0.101E-08
 
0.452L+01 0.124F')1 0.940F+01 O.983F+10 0.481E+00 0.272E-01 0.745F+00 0.303E405
 
0.4521+>0 0.116+03 0.102E+02 0.317E+11 0.157E+03 0.307E-0; 0.879E-11 0.167E-08
 
0.6711F+ 262+01 O.1OOC+02 O.947E+10 0.676E+00 0.2255-01 0.712E+00 0.475F+05
 
0.676F+01 0.184(--03 .0.115E+02 0.328E+11 0.2?3E+03 0.316E-09 0.854E-11 0.285E-08
 
Oq84F+01 0.127F+31 0.921F+01 0.7056+10 0.107F+01 0.143E-01 0.714E+00 0.690E+05
 
0.984E+01 OP.250+03 0.783F+01 0.312f+11 0.265E+03 0.327E-09 0.922E--II 0.551F-08
 
0.143F+02 0.12EE+01 0.773E+01 0.493E+10 0.184F+01 0.870E-02 0.713 +00 0.100F+06
 
0.143E4-02 0.3527+03 0.569F+01 0.277r+11 0.381E+03 0.339E-09 0.991E-11 0.110F-07
 
0.204F+02 0.12SE+01 0.635F+31 0.308E+10 0.321E+01 0.533E-02 0.69F+00 0.1415F+06
 
0.204E+02 0.40fP+03 0.448E7+01 0.258E+11 0.4415+03 0.353E-09 0.10(.E-10 0.159F.-07
 
0.293F+02 0.131E01 0.538 +01 0.332r+10 0.544E+01 0.3441-02 0.676F+00 0.217E+06
 
0.293F+02 0.53E+03 0.400C-O 0.2381:I 0.592E+03 0.372F-o9 0.114r-10 0.251E-07
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CHARGE DISTRIEUTION TABLE
 
VBESAT VCfT QFBAS OBPSAT GCSAT CDRSAT TFeAS TR6AS
 
0.IPE+01 O.III+01 0.172E-12 0.974r-12 0.93SE-09 0.ISE--l 0.294F-11 0.166E-1O
 
VALUES OF 3 IC CURRENTS USED: (VCE = 0.150E+02) FOR MODEL PARAMEIFR DETERMINATION
 
ICE [CM 1C3
 
IC 0.589F-0t O.7tEOl 0.204F+02
 
RETA (0.552E+01 0.100E+02 0.63EE+01
 
PB 0.39SE-01 0.225F-01 0.533E-02
 
FT 0.136F+10 0.947F24LO 0.39E+1O
 
VOE 0.112E+O 0.126E+01 0.129E+01
 
REFEkENCE VOLTAGES USED FOR VA AND VB EVALUATION: VGUC = 0.585E+01, VCUE = 0.201E+01
 
GUMMEL-POON MCCEL PARAMETEPS FOLLCW
 
EF IS ISS mSS IKF VA IF CEO VPHIE NE
 
oP ISO ISR MSR IKR V TR CCO VPHIC NC
 
ALFCC p R81 RC RCEXT RE
 
0.9l4E+01 0.97CE-20 0.107E-I1 0.200E+01 C.880F+01 0.185E+03 0.97EE-t 0.119E-09 0.132E+01 0.364E+00
 
0.386 +01 0.310E-20 0.252E-12 0.200E+01 0.446E+02 0.23c]E+02 0.16cE-07 0.721E-11 0.117E+01 0.500E+00
 
0.390E+01 0.171F-01 0.214E-01 0.159C-01 0.980E-02 0.118E-03
 
BIPCLE GENERATEC EULRS-MCLL PARAMETERS FOR WATAND USF
 
MT IK = 8.798EO0 VBCBR = 3.209E+01
 
.M1 IS l.9'3O-21 IF 1.0482+00 TE 300. CS 0.0
 
GO 3.170E-04 ER 3.719E+00 BF 1.OOIE+01 6.764E+00 5.520E+00 5.885E-02
 
0.0 0.0
 
CE I.190F-10 0.0 1.323E+00 3.635E-01
 
CC 3.532F-11 0.0 1.172E+00 4.996E-01
 
FT 9.467E+09 6.764a+00 1.120E+00 -1.500+01 TS 1.602E-08
 
#DATA
 
RFFXT 1.705E-02
 
PEE! 2.142E-02
 
PC 1.592E-02
 
PCEXT 9.797F-03
 
PE 1.I7BE-04
 
EXFCUTION TIME= 19.74 SEC.
 
FILE NAME: SP2AZ
 
NCV. 28, 1978 16:td:04 DIP VERSICN 01/11/78 V.10.05
 
t'AM
 
[ASGA=I IJUN=l
 
ELCM=1.5E-04,ECC=1.SE-04,258=1.5E-04ELP=7.OE-04,=1.3333Pr3=1.4
 
NFPI=2. 5E16,XEPI=2.0E-04,
NE =2 .0218. X21=. I6-4O*NXF 1 * N8 1=1.9 0 
NB2=5.0F19.XR2=.0702-04 .NX-i2=6. 
NF2=I .02:21.X2=.o7Or--04.NXE2=6.
 
NPIM=2.0E1B.XJfIM=.22E-04. X'=O.IOE-04
 
TAUE=I.f-O09,XFS=20°F-Q4*TAUB=10Q.F-Oq,
 
VCIN=l5.,NTOT=IC,
 
MCOFL=4,IPRO=3,IPRIN3=2.XPLMAX=0.6E-04
 
&END
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Fig. 1 	 Efficiency of class C amplifier versus conduction angle 6 from semi­
empirical analytic analysis. Two values of emitter stripe width, L
 
are shown for both Silicon and GaAs.
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Fig. 2a Final Impurity profiles used in the BIPOLE program for the 915 MHz 
Silicon (Sp9S1) transistor (i1 net concentration (ii) separate donor 
and acceptor concentrations. 
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Fig. 2b Final Impurity profiles used in the BIPOLE program for the 2.45 GHz 
Silicon (SP2S2) transistor (i) net concentration (ii) separate donor 
and acceptor concentrations. 
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Fig. 2c 	 Final Impurity profiles used in the BIPOLE program for the 2.45 GHz
 
GaAs (SP2A2) transistor (i) net concentration (ii) separate donor and
 
acceptor concentrations.
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Fig. 3 	 ft (transistion frequency) and f (maximum oscillation frequency)
 
computed by the BIPOLE program as a function of d.c. collector
 
current I for the three final designs.
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Fig. 4a Extended and modified Ebers-Moll model used in this study.
 
Fig. 4b Modified Gummel-Poon model used in this study.
 
Fig. 4c BIPOLE-WATANI tabular model used in this study.
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Fig. 5 Comparison of Class C results using the three models generated by
 
BIPOLE and used in the WATAND non-linear network analysis program.
 
The last letter of each name, E, G or T, refers to the model used
 
i.e. Ebers-Moll, Gummel-Poon or tabular, respectively.
 
RL 
vsP + 
Fig. 6 	 Circuit used for the low frequency Class C laboratory and BIPOLE-

WATAND simulation verification. Signal frequency 2.14 MHz,
 
=Vcc = 20 V, RL = 500 ohms,; - 60 ohms, VBB 0 V, L = 4.27 pH. 
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Fig. 7 Comparison of BIPOLE-WATAND computer simulation and laboratory
 
measurements on a low frequency class C circuit. 
At the bias used
 
this transistor (LFP) has f = 10 Mz (approx.), fmosc = 70 MHz 
(approx.)(Vcc = 20 V). This represents therefore a crude scaling of 
the microwave case under study. 
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C.L
 
SPZS2E L.L 1 
'13 
I D.M1 
RFBE aBA R.BB±
 
L_ 
-
-
-
V.BB +L-
(a) 
§T SP2S2E TRANSISTOR MODEL JUL. 28, 1978 10:40:04
 
#T T = 27 DEGREES CELSIUS IK= 8.798E+00 VBCBR : 3.1E+01
 
#M
 
N.M1 IS 2.212E-16 IF 8.981E-01 CS 0.0 GO 4.298E-04 TE 300 
* BR 7.826E-01 BF 4.556E+O0 1.416E 00 3.113E+00 5.913E-02 
* CE 1.027E-10 0. 1.017E+00 3.751E-01 
* CC 5.120758-12 0. 7.982E-01 4.634E-01 
* FT 5.926E+09 1.416E 00 8.156E-01 -1.500E+01 TS 6.617E-08 
* SA -100. -50. -20. -10. -5. -1. -. 5 0 .3 .5 .6 .65 .7 .75 .8 
.85 .9 .95 1. 1.05 1.1 1.15 1.2
 
D.M2 VB -100 I1 2.212E-16 .8981 12 0 RS .06336 CJ 3.12075E-11 0.0 .7982 .4634
 
* SA -100. -50. -20. -10. -5. -1. -. 5 0 .3 .5 .6 .65 .7 .75 .8 
* .85 .9 .95 1. 1.05 1.1 1.15 1.2
 
D.M1 VB -100 I1 2.212E-16 .8981 12 0 RS .0001 CJ 5.20125E-12 0.0 .7982 .4634
 
* SA -100. -50. -20. -10. -5. -1. -,5 0 .3 .5 .6 .65 .7 .75 .8 
* .85 .9 .95 1. 1.05 1.1 1.15 1.2 
-#DA 
R.S 2 3 .0001
 
R.BE 3 4 2.473E-2
 
R.BA 4 5 1,65758-2

R.BB 5 10 1.6575E-2
 
D.M1 5 20
 
D.M2 4 13
 
NMI 10 30 20
 
R.E 30 0 2.206E-4 
C.L 12 13 6.0E-11 
L.L 12 13 6E-11 
R.L 12 13 5 
R.C 13 20 1.009E-1 
V.CC 12 0 DC 15
 
V.BB 1 0 DC 0 
V.S 2 1 SIN 1.3 2.45E9 0 
#E
 
DC OU ALL PR
 
TC DE 4E-12 EN 8E-10 OU V 13 0 1 R.C I V.CC VB 0 60 IB -3 3 PL
 
SS IT 3 MM 3 PS V.S DE 100 OU V 13 0 VB 0 60 PL
 
DF PS V.S DE 100 NH 2 OU V 13 0 I R.C V 10 0 I R.S IP SS PR MA
 
#S
 
Fig. 8a Class C WATAND circuit
 
Fig. 8b WATAND file description of circuit with Ehers-Moll extended model. 
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Fig. 9 Flow chart of general method used.
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Fig.10 WATAND computed waveforms for the high-power non-saturated class C
 
circuit in steady state, using SP2S2E transistor.
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Fig.12 Comparison of BIPOLE-WATAND generated efficiency versus power-gain
 
curves at 2.45 GHz and27 0 Cbetween high power (20 watts) Class C 
and Class E circuits using the silicon transistor SP2S2E. Both the
 
normal (nonsaturated) and slightly overdriven (saturated) Class C
 
cases are shown.
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Fig.l3 Comparison of BIPOLE-WATAND generated efficiency versus power-gain 
curves at 2.45 GHz and 270C between low power (i0 watts) Class C and 
Class E circuits. Only the 'saturated' Class C case is shown0 
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Fig.14 Comparison of BIPOLE-WATAND generated efficiency versus power-gain " 
curves at 2.45 GHz and 270 Cbetween the GaAs transistor (SB2A2E) and 
the silicon transistor (SP2S2E) in the high-power Class C (non­
saturated) circuit with a load resitance of 5 ohm. 
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Fig.15 	 Low power (10 watts) saturated Class C sensitivity analysis with the
 
SP2S2E transistor. Nominal values are:
 
V.S = 1.15 Volts, V.BB = 0 V, V.CC - 15 Volts, R.L = 12 ohm,
 
C.L = 56 pF, L.L = 60 pH. Variations are + 1% for
 
V.S, V.CC, C.L, L.L, V.BB is taken as -.2, -0.1, 0.1, 0.2.
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P252E 

UT BIPOLE GENERATED EBERS-MOLL PARAMETERS FOR WATAND USE
 
UT IK =8.798E 00 VBCBR =3.171E+01
 
N.MI IS 2.156E-16 IF 8.971E-O1 TE 300. Cs 0.0 
7.84Th-C1 BF 4.624E+00 1.414E+0O 3.159E+00 5.915E-02
* GO 4.298E-O4 SR 
* CE 1.035E-10 0.0 1.0170.O0 3.751E-O1 
* CC 5.2E.-12 0.0 7.982E-01 4.915E-01 
* FT 6.048E O9 IAI114E.O0 8.155E-01 -1.500E.O1 TS 6.599E-OS 
* SA -100. -50. -20. -10. -5. -1. -. 5 0 .3 .5 .6 .65 .7 .75 .8 
! .85 .9 .95 1. 1.05 1.1 1.15 1.2
 
D.M2 VS -100 I1 2.156E-16 .8971 12 0 RB .06336 CJ 3.12E-11 0.0 .7932 .4g15
 
* SA -100. -50. -20. -10. -5. -1. -. 5 0 .3 .5 .6 .65 .7 .75 .8 
* .85 .9 .95 1. 1.05 1.1 1.15 1.2 
D.M1 VS -100 I1 2.156E-16 .8971 12 0 RS .0001 CJ 5.2E-12 0.0 .7982 .4915
 
* SA -100. -50. -20. -10. -5. -1. -. 5.0 .3 .5 .6 .65 .7 .75 .8 
* .85 .9 .95 1. 1.05 1.1 1.15 1.2 
#DA 
R.S 2 3 .25R.BE 3 4 2.515E-2
 
RBA 4 5 1.736E-2
R.BB 5 10 1.736E-2 
D.M1 5 20
 
D.M2 4 13
 
N.M1 10 30 20
R.V 30 0 2.206E-C4 
R.C 13 20 1.009E-1LO 16 13 8.73 
C.1 13 0 0
 
C.2 13 18 8.6? 
L.2 18 19 .711N

"L 19 0 1.4
 
V.CC 16 0 9.8 7C 

V." 1 0 DC .5
 
V.8 2 1 SIN 2.1 2.5E9 1.5 
DC CUDE ALL PR I? 4.1E-1SE 00 0 R.C V 340B -2 8 .79PL.T  SE-1l EN V 13 -10 

SA1T2 MP M PS V.3 D 100 CU V 13 0 V 0 60 NO I. 33
 
DF PS V.1 D 100 NH 2 00 V 3 R.S V 19 CO PA 0 1 4 0 I 33 .
 
DF PS V.5 D5 100 NH 20 U V 19 I R.L V 16 I L. A PA 0 0 0 0 I 3
 
Ii;
 
Cb)
 
Fig.l6a Class E WATANfl circuit and Extended Ebers Moll model. 
Fig.16b Class E WATA 1D file description of circuit (cf. entry 4 of table 2)
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Fig.17 Low power CIO watts) Class E sensitivity analysis with the SP2S2E
 
transistor, Nominal values correspond to entry 4 of table 2.
 
R.S, R.L, V.CC, V.S varied ± 1%, C.1 ± 0.1 pF, L.1 ± 10%,
 
V.B. i 6% in small increments, C.2 i 0.5%, L.2 i 0.25%.
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Fig.18 Low power CI0 watts) Class E sensitivity analysis with the SP2S2E 
transistor. Nominal values correspond to entry 8 of table 2. 
R.S, R.L, V.CC, V.S, V.BB varied + 1%, C.2 + 0.5%, L.2 4- 0.25% 
C.1 + 0.1 pF. 
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Fig.19 WATAND generated class E waveforms in steady state for v and i
 
(ic into active transistor) for entry #4 of table 2. ce 
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Fig.2 0 	 WATAND generated class E waveforms in steady state for v 

(ic into active transistor) for entry #8 of table 2.
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Fig.21 	 Results of high temperature study using BIPOLE-WATAND for the silicon
 
transistor (SP2S2E) at 2.45 0lhz. Collector resistance is shown at
 
each temperature.
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Fig.22 Results of high temperature study using BIPOLE-WATA-qD for the GaAs 
transistor (SP2A2E) at 2.45 GHz. Collector resistance is shown at 
each temperature. 
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Fig.23 Effect of parasitic$ on performance of SP2S2E (silicon) transistor 
using W4ATANDl (2.45 0Hz). 
L.E.is the emitter thermal balldst 'resistance (ohms) 
I.E is the series emitter inductance (Ht) 
c.cn is the external collector-base (bonding-pad) capacitance 
CIEB is the external emitter-base capacitance. 
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Max.Jn Area ND Wp i R Cj I S VB L 
DIODE (A/cm - (cm') (cm-31 (ji) (_2j (-PF (A) (V> (I) n% 
GaAs 
D1 103 0.5 x 10- 3 5.8 x 1015 6.0 0.3 12.5 1E-10 -110 1.6E-9 74.3 
D2 10410 05xl40.5 x 10 58x1155.8 x 10 6.0 3.0 1.25 1E-II -110 16 E-9 72.2 
D3 310 30.2 x 107 3 2.8 x 1610 1.6 0.055 9.6 IE-10 - 34 1.3E-9 77.2 
D 
4 
104 0.2 x 107 4 2.8 x 1016 1.6 0.-55 0.96 1E-II - 34 11 E-9 73.1 
S. 
D5 103 0.2 x 10 - 3 2-x 1016 1.6 0.'24 8.0 1E-10 - 34 1.5E-9 73.9 
D6 104 0.2 x 1074 2 x 1016 1.6 2.4 0.8 1E-I1 - 34 14.5E-9 69.0 
D7 103 0.5 x 10- 3 4.2 x 1015 5.5 1.5 10.0 IE-10 -110 2.OE-9 65.1 
D8 104 0.05 x 10- 3 4.2 x 1015 5.5 15.0 1.0 1E-i -110 19.OE-9 51.9 
Fig.24a Circuit used in the preliminary study for the rectenna diode. 
Fig.24b Fabrication parameters and circuit performance computed with WATAND 
for 4 silicon and 4 GaAs diodes (all Schottky-barrier). 
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IMPURITY PROFILE DEFINITIONS MASK DEFINITIONS 
NEI 
NE2 	 NSUB L ESB ECB ESB L ESS ECB ESS
 
N0 (x) 
NEPI 
0 (a) 
C 	 NI I I IMETALIZATION 
~ IB OXIDE 
NA(X) 	 N0 NA -XJ 
- Q(a) 	 NepI SUBSTRATE
-"N 

B = Total emitter finger length (sum of all fingers) 
2 L = ELEM = Emitter finger width 
0 XJI XJ2 X P1 ECB = Base contact width 
ESB = Spacing between base contact and emitter diffusion 
J4EIM -- NBTM NOM (In all designs studied in this project, ECB = ESB =L)N(x) ION XEIM XBLM /I-XCIM
 
IMPLANTATION I Total area = 1(L + ECB + 2.ESB)
 
0XEIM XJBIM XJa M
 
Fig.25 	 Plan and sectional diagrams of the transistors studied with profile
 
data. Interdigitated or similar layout is assumed.
 
